在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1404|回复: 2

[招聘] Cadence 上海招聘Lead/Senior Front-end Design Engineer

[复制链接]
发表于 2016-2-25 10:04:05 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Cadence 上海招聘Lead/Senior Front-end Design Engineer,有意者请将简历发至541515639@qq.com.
Position Description:
 Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies.

Specific duties include:
 Proficiency in logic design, simulation, synthesis, STA and testing
 Proficiency in verilog and its simulation environment
 Good knowledge of IC design
 At least two years’ experience driving complex IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment.


Position Requirements:
 Essential Qualifications: Must have BS degree with 4+ years of applicable experience, MS degree with 2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.
 Essential that the individual demonstrates strong communication, verbal and written.
 Requires good communication skills in English.
 Will have demonstrated successful completion of 5+ design projects as an individual contributor
 Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience
 楼主| 发表于 2016-3-7 13:34:52 | 显示全部楼层
update
 楼主| 发表于 2016-3-8 10:15:21 | 显示全部楼层
update
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-3 06:12 , Processed in 0.023950 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表