在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 951|回复: 0

[招聘] 【NVIDIA急招】Enterprise Technical Marketing Analyst/Manager市场技术顾问

[复制链接]
发表于 2015-12-9 15:34:36 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

NVIDIA急招】Enterprise Technical Marketing Analyst/Manager市场技术顾问

一.公司简介

       NVIDIA (英伟达™)(www.nvidia.cn)公司(纳斯达克代码:NVDA)是全球视觉计算技术的行业领袖及GPU(图形处理器)的发明者。作为高性能处理器的GPU可在工作站、个人计算机、游戏机和移动设备上生成令人叹为观止的互动图形效果。公司在全球拥有超过8000名员工,总部在加利福尼亚州圣克拉拉。

工作地址:上海研发中心【上海申江路5709号(秋月路26号)矽岸国际2号楼】


二.投递方式

感兴趣请的请将简历发送至:yvettes@nvidia.com;邮件注明“BBS”

我们会认真对待每份简历,保证每份简历都有是否通过简历筛选的回复。同时欢迎随时电话或邮件咨询职位详情,申请进度等等:021-61043660


三.职位详情

Enterprise Technical MarketingAnalyst/Manager

(了解技术,沟通能力强,熟悉generalhardware, operating systems, graphics subsystems优先)

As asenior member of our asic-PD team, you'll be working on streamlining the chipinfrastructure process across product designs, focusing on full chip layoutplanning (partitioning, planning clock distribution and other structure,methodology), partition/full chip timing closure (primetime scripts, othertools, etc) and gate-level design of high-speed logic


RESPONSIBILITIES:

·
Chip integration and netlist generation

·
-Synthesis, Formal verification, netlist quality check

·
Work in conjunction with Place and Route Engineers to achieve timingclosure for both partition level and full chip level

·
Develop and enhance entire timing flow from frontend (pre-layout) tobackend (post-layout) at both chip and block level.

·
Develop custom timing scripts using tcl/primetime for clock skewanalysis, special circuits such as clock dividers, core logic <-> IOmacros interfaces such as PCI-E, Frame-Buffer/Memory, TMDS, etc.

·
Develop flow to physically partition and floorplan the entire chip.

·
Develop scripts for performingECO's.

MINIMUMREQUIREMENTS:

·
BS or MS in Electrical Engineering or Computer Science

·
relevant ASIC experience ideally with a focus in the chip integration/synthesis/formal and timing closure

·
- Excellent scripts skills

·
- Excellent written and verbal communication skills in English

·
- Ability to multiplex many issues, set priorities, and work in ateam environment

·
- Keep up to date with leading edge technologies


BestRegards,

YvetteShen

APACStaffing Team

NVIDIASHANGHAI

Building 2, No. 5709 ShenjiangRoad (No.26 Qiuyue Road)  201210.

Tel+(86 21) 61043660

yvettes@nvidia.com



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-13 00:34 , Processed in 0.036422 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表