SOC Switch MAC-芯得

jj_seu

JDS:简历发 ffer@hi-talent.net">offer@hi-talent.net
        BACKGROUD： SOC/SWITCH/MAC/802.11/802.3/TCPIP/PCIE/USB
        ASIC design for SoC
        SOC and Switch verification
        Wireless MAC verification

ASIC design for SoC
? ASIC design for WiFi SoC
? Participate in development of micro architecture specification and RTL implementation of digital blocks. Responsible for all phases of design including design, verification, synthesis, timing closure, power estimation, and DFT.
? Work closely with the USA teams
? Support chip tapeout and bring up

Requirements:
? At least 5 years ASIC design experience
? BS in Electrical Engineering (or equivalent) , MSEE is desired.
? Familiar with Verilog and System Verilog.
? Design experience with 802.11ac or 802.11n Wireless MAC.
? Design experience in DMA, CPU, PCIE, USB, Gigabit Ethernet, switch, bus protocol AXI, AHB.
? Working knowledge of networking protocols such as TCP/IP, 802.3, 802.11 a plus.
? Experience with Medium Access protocols a plus.
? Familiar with lint, CDC, formal verification methodologies.
? Understanding of basic DFT concepts.
? Hands on experience with synthesis and STA.
? FPGA emulation experience a plus
? Good communication and problem solving skills.
? Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging

SOC and Switch verification
1 SOC and Switch verification
2 Work closely with the USA teams
3 Support chip tape out and bring up
Requirements:
1 5+ years experience in ASIC Verification.
2 BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired.
3 Working knowledge of networking protocols such as 802.3 and TCP/IP
4 Experience with switch engine verification.
5 System on Chip (SOC) Verification Experience, including AHB/AXI, CPU, Interface integration verification.
6 Experience verifying interfaces such as PCIe, Ethernet, DDR and USB.
7 Verification tool experience – Verilog, System-Verilog, Coverage Analysis.
8 Must be familiar with various scripting languages used in verification, including Perl, Csh, Make, etc.
9 Working knowledge of C programming language.
10 Must be expert in Verilog RTL language.
11 Must be familiar with the ASIC verification flow from feature identification to testbench development and through final tapeout sign-off.
12 FPGA emulation experience a plus.
13 Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging

Wireless MAC verification
The Role:
1 Wireless MAC verification
2 Work closely with the USA teams
3 Support chip tape out and bring up
Requirements:
1 5+ years experience in ASIC Verification.
2 BS in Electrical Engineering (or equivalent) is a have, MSEE is desired.
3 Working knowledge of networking protocols such as 802.11, 802.3 and TCP/IP.
4 Working experience with Medium Access protocols.
5 Verification tool experience – Verilog, System-Verilog, Coverage Analysis.
6 Must be familiar with various scripting languages used in verification, including Perl, Csh, Make, etc.
7 Experience verifying interfaces such as PCIe, Ethernet, DDR, USB a plus.
8 Working knowledge of C programming language.
9 Must be expert in Verilog RTL language.
10 Must be familiar with the ASIC verification flow from feature identification to testbench development and through final tapeout sign-off.
11 FPGA emulation experience a plus.
12 Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging

Best Regards
Jane.Jin 金娟
Principal Consultant & General Manager @ Hi-Talent Consulting Co.,Ltd.
上海芯得企业管理咨询有限公司
上海芯相会企业管理咨询有限公司
Mob:            18502155252
E-Mail:          Jane-Jin@hi-talent.com
微信：       xinde_jane
QQ:             1600548210
Weibo:          http://weibo.com/u/1716864892
webside：     www.hi-talent.cn