在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1436|回复: 3

[招聘] Hot job: Senior Verification Engineer-Shanghai

[复制链接]
发表于 2015-8-20 14:23:31 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Senior Verification Engineer
POSITION LOCATION:Shanghai, China
ROLE AND RESPONSIBILITIES
 Broadly experienced verification engineer to be a key member of methodology/verification team.
 The candidate must have demonstrated success in verification of complex digital ASICs. Will be expected to lead verification on multiple SOCs.
 Responsibilities will include developing verification environment; developing test plans for and verifying the function of ASIC/SOC; hands-on implementation work for every aspect of ASIC/SOC verification.
 The candidate will be working closely with the system group, architects, and design/verification teams implementing the necessary tests to attain high design quality.
 Will also be expected to support pre and post-silicon design validation (reproducing bugs etc.) internally as well as in customer platform.
QUALIFICATIONS AND EDUCATION REQUIREMENTS:
 Excellent critical thinking & problem solving
 Strong verification and advanced debugging skills
 Systems level thinking/awareness of big-picture
 Ability to understand and own complex problems
 Ability to translate design specifications into test requirements
 Ability to identify corner cases and target them in verification
 Ability to structure verification efforts/work break down
 BSEE + 4 or MSEE + 2 plus years of experience in digital ASIC/FPGA/SOC design verification
DESIRED SKILLS/COMPETENCIES
 General knowledge of ASIC design process, digital design, verification tools and techniques
 Design verification experience (developing test plan, test bench, tests, assertions, functional & code coverage, debugging tests and designs)
 Familiarity with design, verification and assertion languages
 Working knowledge of Verilog/System-Verilog is required; UVM is a plus
 Working knowledge of C programming; C++/OO coding principles a plus
 Scripting and automation skills: Unix/Linux shell programming, Perl, Python, etc…
 Experience with industry standard tools and methodologies
 Experience in power management industry a plus.
If you are interested , please send you updated resume to DXi@antal.com.cn or you can contact me with:0512-62621227!
 楼主| 发表于 2015-8-20 18:09:10 | 显示全部楼层
没人理,自己顶!d=====( ̄▽ ̄*)b
 楼主| 发表于 2015-8-21 09:23:11 | 显示全部楼层
真没人理么。。。
 楼主| 发表于 2015-8-24 11:22:06 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-20 07:09 , Processed in 0.022970 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表