In most CMOS process (not HV, such as LDMOS), PW should be generated by logic operation. If foundry really need us to provide PW data, we could just draw a small PW layer in layout (this PW will be tied to substrate) then gds will include PW stream information.