在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1129|回复: 0

[招聘] Cadence SH 招聘Principal Application Engineer- Tensilica IP

[复制链接]
发表于 2015-4-29 10:14:40 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Cadence SH 招聘Principal ApplicationEngineer- Tensilica IP

Title: Principal Application Engineer

Location: Shanghai

If you have interest, please send yourupdate CV to zhangyl@cadence.com

The Applications Engineeris responsible for working directly with customers, the internal developmentorganization, sales/FAEs and other members of Cadence’s Xtensa Applications Engineeringteam.  In this capacity, it is the directresponsibility of this individual to provide technical support, applicationsknow how and training to use Tensilica’s microprocessor development tools.  

RESPONSIBILITIES:

·
Providesupport for Cadence’s Tensilica IP  products, specifically software developmenttools used with Tensilica Xtensa cores

·
Becomean expert and provide guidance on writing, profiling, analyzing and optimizingsoftware for Tensilica processors stand-alone and/or embedded in a SoC.Providecustomer training for general Xtensa architecture and tools.

·
Providequality solutions to customer issues in timely manner

·
Influencefuture Xtensa products by providing customer feedback back to the hardware andsoftware development groups.

·
Workclosely with Applications Engineering group located in San Jose, CA USA andPune India to stay up-to-date with the latest tools and architecture.

REQUIREMENTS:

·
BSin EE/CS (MS preferred) or equivalent plus 6 to 8 years work experience.

·
In-depthunderstanding of Computer architecture/ RISC processors/ DSPs

·
Hands-onexperience in embedded systems software development, optimization and debugging.

·
Knowledgeof assembly level programming and issues

·
Good working knowledge of embedded softwaredevelopment tools including compiler, assembler, debugger  and IDE

·
Experiencein development or testing of any of the development tools like compiler,assembler, debugger will be plus.

·
Knowledgeof  hardware design basics, Verilog languagewill be plus

·
Musthave good English written and verbal communication skills as well as goodproblem solving skills.

·
Ableto travel occasionally within China and 2 to 4-weeks per year to Internationallocations.

NOTE:This position reports to the Director Applications Engineering

Location:Shanghai

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-6 01:57 , Processed in 0.012274 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表