在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1176|回复: 0

[招聘] [hire] [Singapore][Xilinx] Staff/Senior Analog/Mixed-Signal engineer

[复制链接]
发表于 2014-12-16 15:15:09 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Description


Xilinx is seeking a Staff/Senior Analog/Mixed-Signal Design Engineer. This engineer will become a part of the advanced technology development team and will focus on state-of-the-art wireline transceiver development. The engineer will focus on design of PLL, Transmitter, and Receiver blocks for low power and high performance, for embedding into leading edge FPGAs. Additional responsibilities include simulation coverage for optimization and ensuring robustness to process variations and secondary process effect.




Qualifications


This position requires a strong background in high-speed analog/mixed-signal circuit design, and a minimum of 3 years experience with design and verification methodologies in advanced processes. The successful candidate will have test and debug experience for design validation, as well as outstanding interpersonal, communication, presentation, and teamwork skills.






Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to age, race, gender, religion, marital status and family responsibilities, disability or sexual orientation.




内推,简历发EMAIL: hzha@xilinx.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 10:26 , Processed in 0.017638 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表