在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1494|回复: 0

[招聘] Synopsys 武汉验证工程师(校招社招都欢迎哦)

[复制链接]
发表于 2014-12-1 10:08:39 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
欢迎把简历投递到:zhuqin.tang@synopsys.com


Verification is the number one bottleneck in SOC designs today. Synopsys is uniquely positioned to offer the most complete verification solution in market today. VCS is the simulation platform for Synopsys verification flow, it incorporates a suite of built-in high performance next generation technologies for test bench automation, assertion based verification, coverage closure, etc. ZeBu is the emulation platform for Synopsys verification flow, it’s the industry’s performance & capacity leader in Emulation.


As a CAE for Emulation/Transactor development, based in Wuhan, candidate will be responsible for delivering successful development of emulation transactors and deployment of Synopsys emulation solution(ZeBu) to a growing customer base in Asia Pacific. The CAE responsibilities include developing transactors covering different protocols, onsite deployment of industry leading emulation technologies, creation of technical collateral, defining new methodology, and product support, testing and writing specifications for enhancement. Candidate will be responsible to interact with and support customers, sales, and marketing, and help analyze and resolve complex emulation issues for customers’ cutting edge ASIC designs. The position offers a great opportunity to grow by learning state-of-art emulation flows from Synopsys.

Requirements:   
MS or PhD majored in EE with more than 0+ years of IC design/verification/emulation experiences. Good knowledge of high-level verification and emulation methodologies and strong communication skills are required. Ability to work with customers and R&D teams is important. Real project experience in ASIC/SoC emulation or FPGA development and good expertise on popular emulators like Palladium/Veloce/Zebu and Xilinx/Altera FPGA are required. Proficient with HDL (Verilog/VHDL), HVL(systemverilog), C/C++, Unix. Experience on VMM/OVM/UVM and knowledge of VIP/AVIP and simulator-emulator co-emulation are preferred.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 17:06 , Processed in 0.020154 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表