在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1553|回复: 0

[招聘] AMD上海研发中心招聘verification engineer and ASIC CAD Engineer

[复制链接]
发表于 2014-9-10 17:14:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
AMD上海研发中心热招以下职位,请感兴趣的把简历发送至 maggie1.zhang@amd.com, 并注明所应聘职位,谢谢。


1. MTS/SMTS ASIC verification engineer for memory control team

- Understand thearchitecture of the chip and functional block being designed
- Build C/C++ model for simulation
- Build test bench and monitors for DUT
- Compose test plan and validation vectors to ensure functional completeness
- Debug function/performance bugs of graphics chips



Preferred Experience:
- Major in EE, CS or related, Master Degree with 5+ years or Bachelor with 7+years working experiences
- Familiar with Linux Environment (including shell scripting and linux gnutools)
- Experience with design for verification (assertion based design strategies,code coverage, functional coverage, test plan, gate-level simulation,back-annotation etc.)
- Should be versatile in any one of the high level verification flow such asSV,VMM,VERA,OVM etc as well as knowledge of industry standard tools forverification
- Should have excellent communication skills (both written and oral)
- Strong problem solving skills


2. Senior ASIC CAD engineer

PositionSummary

1.
Participatein the design and implementation of the leading edge, front-end ASIC designflow

2.
Participatein the research of Design Methodology to improve automation and
productivity to produce AMD's new high-qualitycutting-edge APU and GPU products

3.
Technicalsupport and programming

4.
Interfacewith EDA vendors on technology

Requirements:

1.
Major in EE, CS or related, Master Degree with3+ years or Bachelor with 5+ years working experience

2.
Experience in Front-end digital design andVerilogHDL is required

3.
Good programming skill with one or morelanguages (e.g. Tcl, Perl , python, c/c++, etc.) in Unix/Linux and a strongdesire to automate flow

4.
Familiar with one or more ASIC flows (logicsynthesis, formal equivalence check, STA etc.) and usage of related EDA toolsis a plus

5.
Familiar with low power design is a plus

6.
Good written and spoken English

7.
Good communication skills and be able to workboth independently and in a team


您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-5 20:57 , Processed in 0.024283 second(s), 11 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表