在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1557|回复: 1

[招聘] 上海 sondrel 招聘Verification Engineer

[复制链接]
发表于 2014-8-11 11:45:14 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION:     
- Work with RTL designer on DUT verification      
- Work with RTL designer on testplan development to achieve high code coverage and functional coverage     
- Build up simulation model      
- Testcase development and debugging     
PREFERRED EXPERIENCE:     
- Bachelor with 5+ yeas and Master with 3+ in Electrical or Computer Engineering.     
-Advanced Constrained-random functional verification methodology such as OVM/UVM/VMM and/or SV Assertion.  
- Familiar with Linux Environment (including shell scripting and linux gnu tools)     
- Good at C/C++, Perl, Makefile, familiar with, SystemVerilog, SystemC is a plus     
- Familiar with RTL coding and front-end design flow         
- Good communication skills and fluent English.     
- Strong responsibilities and team spirit.
 楼主| 发表于 2014-8-12 15:26:48 | 显示全部楼层
pls send the resume to   asic_verification@163.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-6 09:47 , Processed in 0.019999 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表