|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
请发送简历到 24402505@qq.com 。
好职位等您来。
JD of SMTS for graphics DFP(design for power) Team
Job Summary:
graphics IP Low power design and verification
Job Responsibilities:
In this key role, the candidate will be responsible for low power implementation and verification of Graphics hardware
1. Development of infrastructure for verification of hardware in GFX IP.
2. Develop low power verification environments for feature test, and use the automated regression infrastructure setup for IP level and IP on SoC level functional verification.
3. Low power design and verification for specific hardware functionality in Front-end.
4. Improve the low power IP delivery for variant SoCs
Education& Qualifications:
1. BS, MS or PhD in Electrical Engineering or Computer Science.
2. 12+ years of asic verification or low power design/verification experience
3. UPF based low power design/verification or computer graphics knowledge are plus
4. Should have good understanding of Pre-Silicon design process from Architecture, Design, Synthesis and Gate level Implementation till tapeout release.
5. Advanced programming knowledge on verilog/SystemVerilog, C/C++
6. Requires demonstrated technical expertise in the areas of low power design/verification methodology.
7. Knowledge on Perforce, OVL, SVA, SV, UVM, script programming etc.
8. Should have excellent communication skills (both written and oral) and should be able to participate cross functional engineering teams geographically. |
|