在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1251|回复: 0

[招聘] Cadence SH 招聘高级数字后端产品测试工程师

[复制链接]
发表于 2014-7-22 15:15:59 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Cadence SH 招聘高级数字后端产品测试工程师

Joblocation: Shanghai

欢迎有工作经验人士和应届博士生投递

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

Ifyou have interest, PLS send your update CV to zhangyl@cadence.com

1.   Lead Product Validation Engineer-STA

PositionDescription:     

1. CadenceICD Product Validation Analysis Team mainly focus on STA and Low Power relatedarea in digital design backend flow.

2. Thisposition is responsible for developing, applying and improving qualitystandard   

forCadence Lower Power flow and Encounter common timing engine .

3.Thecandidate needs to test Low Power Solution and timing analysis result in

commonand special usage flows.

DetailedResponsibility:

1.IdentifyLow Power solution and timing sign-off challenges in complex SOC designs andadvacned process nodes

2.Proactivelyprovide Low Power & STA & Sign-off development suggestions to R&D.

3.Buildup Lower Power & STA & Sign-Off expertise and deliver support to fieldteam and customers whenever needed.

4.Requiredto acquire expertise and ownership over existing product components as well asdevelop brand new product features.

5.Projectleader on important Low Power or STA features.

Position Requirements:

1.Bachelorwith 6 years related experience or Master with 4 years related experience indesign house, FAB or EDA company.

2.Richexperience in IC design flow (front-end or back-end).

3.Experiencein STA and SI analysis, or experience in Low Power flow, knowledge in parasiticextraction and signoff is a strong plus.

4. GoodUnix System knowledge and script skill of TCL/TK/CSH/PERL.

5.Excellentcapability of self-learning, problem solving skills;

6.Beingproactive and self-motivated;

7.strongleadership;

8.Goodwritten English and oral English is a strong plus

2. Lead Product Validation Engineer (Extraction andStatic Timing Analysis)

  

Position Description:

1. Identify Extraction and timing sign-off challenges in complex SOCdesigns and advanced process nodes;

2. Proactively provide extraction & STA development suggestions toR&D;

3. Build up extraction & STA expertise and deliver support to fieldteam and customers whenever needed;

4. Required to acquire expertise and ownership over existing productcomponents as well as develop brand new product features

5. Project leader on extraction or STA features.

  

Position Requirements:

1. Bachelor with 4 years related experience or Master with 2 yearsrelated experience in design house, FAB or EDA company.

2. Rich experience in IC design flow (front-end or back-end).

3. Experience in parasitic parameters extraction, knowledge in timingclosure is a strong plus.

4. Good Unix System knowledge and script skill of TCL/TK/CSH/PERL.

5. Excellent capability of self-learning, problem solving skills;

6. Being proactive and self-motivated;

7. strong leadership;

8. Good written English and oral English is a strong plus.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-8 01:06 , Processed in 0.021398 second(s), 11 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表