|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本人是从事猎头工作的，目前全国各地有大量通信类招聘职位，包含研发经理，项目经理，软件开发工程师，测试工程师，硬件工程师，FPGA，Soc，构架师，技术支持等，询问全国各地职位情况请发邮件至lrbwmy@sina.com，谢谢！
目前受某半导体公司的委托招聘以下职位，具体职位要求参照职位索引以及附件内容，请有兴趣同时符合要求的候选人尽快将简历投递至lrbwmy@sina.com，询问公司信息等具体情况也请发邮件至该邮箱，该职位较急，如发邮件，我会尽快回复，谢谢！
Senior Digital Verfication Engineer：工作地点是成都或者新加坡任选其一
1. 5+ experienced ASIC, SOC design verification expert with block to chip level verification experience. Familiar with verification flow and worked on testbench, testplan, test execution and coverage closure, tape out and silicon validation.
2. Hands on experience with one of the modern verification methodologies such as UVM, VMM, OVM, and familiar with constraint random based verification, including OOP, functional coverage, assertion checker/coverage and virtual interface.
3. Proficient in HVL(hardware verification language) such as System Verilog, Verilog, System C or Vera.
4. Knowledge and background in networking protocols such as Ethernet, PCIe, TCP/IP, Serdes, MAC and PHY are preferred.
5. Experience on networking IC design and verification is preferred, especially ethernet switch, PHY, traffic manager, network processor, switch fabric and memory sub system projects.
6. The following skills are not required but under consideration: Perl, TLM, DPI, XACT, XML, PHP, mySQL.
7. Emulation, FPGA verification and IXIA, SmartBit debugging experience are a plus.
|
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2014-3-7 13:14:35
楼主