在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2430|回复: 2

[讨论] NXP急招Analog ,digital designer and PE TE VE

[复制链接]
发表于 2014-2-13 10:34:45 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
现在部门老板有如下招聘需要,让我帮忙发布在BBS上,欢迎大家投递简历!

投递邮箱: Grace.yang@nxp.com

Job description: analog designer
1)    Analog circuit design for the required IPs, such as, OTP, OVP, ULVO, Charge pumper, Bandgap and/or LDO
2)    Design, simulate and validate/verify analog IPs with 6-sigma concept for robust design
3)    Working closely with Top level AMS designer for integrating the IPs
4)    Writing analog design statement and completed report for Analog IPs
5)    To close cooperation is needed with the test product engineer during the creation process of the test plan and validation plan. Supporting test product engineer in product validation and participate debugging
6)    Customer engagement for specifications and customer support for specific problem related to IPs

Profiles:
1)    MSEE or BSEE with 5 years experience in Analog circuit design
2)    Must have completed design experience for 2 of the listed blocks: OTP, OVP, ULVO, Charge pumper, Bandgap and LDO
3)      Fluent in ADE and simulation tools, such as spectre, hspice etc.
4)      Experience with ESD design is a plus
5)      Good communicator in both oral and written English
6)      Good team player with focus on results and time management

Job description: Digital designer
1.     Digital design for power products(DC-DC, PMU, etc) with completed flow includes front end and backend to enable the concept from product/block definition to GDSII in AMS product development
2.     Perform the complete design from product definition and design to layout using state of the art tools for digital design, synthesis, static timing analysis, gate level simulation, and automatic placement and routing as well as lab evaluation, debugging, and design support for mass production
3.     Verify the design using self-checking test benches (Verilog/VHDL) and AMS simulation tools
4.     Develop his/her leadership on his/her domain of skills and actions
Profile:
1.     MSEE or BSEE, 5 years experience of digital IC design
2.     Successful experiences in several analog mixed signal IC products till to release
3.     Strong experience in digital design implementation including architecture, logic and physical synthesis with constraints, static timing analysis, gate level simulations, and APR backend flow
4.     Experience on PMU, DC-DC digital blocks and/or top integration
5.     Good understanding of CAD tools and environments, i.e., design workstations and UNIX; Familiar with tools such as Cadence NC Sim, AMS Designer, RTL Compiler, ETS, Conformal, SoC Encounter, and Mentor Calibre
6.       Good communicator in both oral and written English
7.       Good team player with focus on results and time management

Job description:
1.Bench validation engineer:
1)    Develop and debug Bench test programs on lab instrument (B1500/Labview. etc)
2)    Execute measurements on assigned products on the bench equipment according to characterization and validation plan. Report results into project team.
3)    Design necessary hardware to enable product validation / characterization on the bench equipment.
4)    Improve efficiency of collecting validation and characterization results by developing automated test set-ups
5)    Analyze competitor products and report results to marketing an design
6)    Support quality in analysis of customer returns
7)    Transfer knowledge on bench setup to manufacturing sites to enable these sites to support complaint analysis.
8)    Co-work team member to create lab hardware instrument/setup bench test environment (lab ATE)
9)    Laboratory management / house keeping
        Profiles:
1)    MSEE or BSEE with 3~4 years lab validation experience
2)    Solid PCB (orCAD/Protel) Design skills
3)    Solid lab instrument development (labview development skill is preferred) skills
4)    Familiar with various communication protocols (GPIB/I2C/SPI.etc)
5)    Knowledge language skill in C++/perl/Java/VB. etc
6)    Familiar with lab instrument operation (oscilloscope/spectrum&logic analyser)
7)      Diligent/ quick learning/ interesting in digging into problem and sharing knowledge
8)      Good team player with focus on results and time management。
2. Test Engineering PL Smart Analogue:
1)    Develop test strategies, test methods and test specifications for new products, resulting in an  ATE (Automated Test Equipment) test plan.
2)    Work closely with designer and Program Manager to define DFT/DFx solution to match the lowest test cost and “zero defect” quality.
3)    Responsible for the implementation/debugging and release of the industrial test facility (both hardware and software) in test manufacturing sites, meeting the industrial requirements on reproducibility, stability and test costs.
4)    Responsible for Hardware creation( loadboard / probe card/ kits. etc) and release to match project schedule.
5)    Create Test program/ hardware release report and correlation report based on test data/result
6)    Develop characterization test program in order to characterize the performance of assigned products, in close cooperation with Product Engineer and Designers.
7)    Work and communicate closely with team members (inside/outside the product line)  to ensure project schedules are met
8)    Work closely together with engineers at manufacturing sites to ensure smooth flow of operations in testing.
Profiles:
1)    MSEE or BSEE with 3~5 years testing experience
2)    Solid C/C++ coding skill(VB/Perl is preferred)
3)    Knowledge with orCAD(protel) or similar to create schematics for loadboards  
4)      Familiar with mass production release flow from design house to testing site
5)      Skilled testing capability for various IC product( Analog/Digital/ Mix-signal)
6)      Diligent/ quick learning/ interesting in digging into problems and sharing knowledge
7)      Good communication both in oral and written English
8)      Good team player with focus on results and time management

3. Product engineer
1)    Review of the Device Specifications and compilation of the characterization plan
2)    Assessment of risks and active contribution to the FMEA discussions
3)    Define package solutions for new product in close cooperation with Marketing, Design, Test and backend assembly houses (internal / external)
4)    Develop and execute the product validation/characterization on bench test set-up and (semi) automated test equipment (ATE) in close cooperation with bench engineer and test engineer.
5)    Review of bench characterization and ATE data with respect to product specification and simulation data (deliverable: Validation Report)
6)    Co-work with PM/Designer/Quality Engineer /TE to define and  implement Qualification strategy(ESD/HTOL/CDM/ICE. etc )
7)    Support Operations to ensure costs of new product meets set targets by analyzing yield issues and identifying test cost reduction opportunities
8)    Support Quality in analyzing customer returns   
    Profile:
1)    MSEE or BSEE with 3~5 years Test/product working experience
2)    Familiar with production qualification flow, at lease release 5 project.
3)      Knowledge on orCAD(protel) or similar to create schematics for bench boards
4)      Knowledge on IC structure (digital/analog/mix-signal etc.) and basic knowledge on IC assembly technologies
5)      Diligent/ quick learning/ interesting to dig into problem and share knowledge
6)      Good analysis data/result and generate report skills
7)      Good communication skill both in oral and written English
8)      Good team player with focus on results and time management
发表于 2014-2-13 10:54:30 | 显示全部楼层
地点呢
 楼主| 发表于 2014-2-14 17:06:56 | 显示全部楼层
回复 2# chenqiwei


    上海闸北区
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 11:08 , Processed in 0.021994 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表