在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1466|回复: 0

[招聘] Cadence SH 招聘资深数字前端和数字后端设计工程师

[复制链接]
发表于 2014-1-28 10:39:36 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x


Cadence SH 招聘PrincipalDesign EngineerPrincipalPhysical design Engineer

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

二维码--1.jpg

If you haveinterest, PLS send your update CV to zhangyl@cadence.com

Titlerincipal Design Engineer ( 数字前端)

  

PositionDescription:

Deliver/implement DDR IP. The engineer should beable to act as a strong team member and contributor, leading team projects andinitiatives. Exercise judgment within generally defined practices and policies.

Specificduties include:

- Be responsible for building and leading ahigh-performance IC design team, owning the IC micro-architecture, package andtest platform development, refining the EDA design flow

- Proficiency in logic design, simulation,synthesis, STA and testing

- Proficiency in Verilog and its simulationenvironment

- Good knowledge of IC design

* At least five years experience driving complexIC development projects, excellent communication skills and the uncanny abilityto both lead and contribute in a cooperative team environment is

  

PositionRequirements:

1. Essential Qualifications: Must have BS degreewith 10+ years of applicable experience, MS degree with 6+ years of applicableexperience in electrical engineering, microelectronics, comparable engineeringscience or solid state physics.

2. Essential that the individual demonstratesstrong communication, verbal and written. 3. Requires good communication skillsin English.

TitlePrincipalPhysical design Engineer

PositionDescription:

The candidates should be senior in a way thatthey are not only technical excellent but also mature & able to communicatewith customers, following team members. This engineer should have excellentdesign experiences in the digital implementation domain including Floorplan,P&R, STA, Physical verification, DFM. The engineer must have a solidbackground in circuits, electronics & physics & should be very willingto learn new stuff.

1. Ability to handle large sized designimplementation tasks & architectural tasks alone.

2. Ability to assess Customer's Designenvironment, to understand his application needs & to build new Designenvironment based on specifications & available Cadence tool technology.

3. Ability to acquire a basic understanding ofthe (services) business environment of Cadence within 1 month. Working on multiperson projects of varying complexity, working especially in amulti-site/multi-cultural project.

4. Good communication skills in English. Feel responsiblefor technical delivery as well as business development & opportunitycreation.

5. Behavioral competencies: Teamwork; Customerfocus; Accountability; Communication; Coaching & feedback; Employeedevelopment; Leadership.


Position Requirements:         

1. Must have BS degree with 15+ years ofapplicable experience, MS degree with 10+ years of applicable experience inelectrical engineering, microelectronics.

2. Essential that the individual demonstratesstrong communication, verbal and written, and project management skills.

3. Requires good communication skills inEnglish.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 17:35 , Processed in 0.014801 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表