在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2372|回复: 6

[招聘] 美光半导体技术-SSD ASIC Verification

[复制链接]
发表于 2013-12-17 11:26:11 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Dear All, Micron is now looking for talents who are familiar with UVM/OVM/VMM verification method.

Those who are interested in this position, please kindly contact Ella Wang via ellawang@micron.com

P.S. this position will be locate in Shanghai

Here I attached the JD below for your reference.



SSD ASIC Verification

Job Description


As an SSD ASIC Verification Engineer at Micron, you will part of a team that develops leading edge System On Chip solutions for Micron.  You will be part of a team that is driving innovation into next generation solid state memory controllers and the resulting storage and server products.

Responsibility:

·
Defining, designing & verifying, modeling, and implementing of controllers for Micron's SSD efforts.  

·
Developing design specifications, conducting hardware architecture & design tradeoffs, mapping NAND management algorithms into hardware implementations, performing logic design, implementation and block verification.

·
Working in close collaboration as part of a team that includes other Digital Designers, Verification and Firmware Engineers, System and Algorithm Engineers, Physical Design Engineers and FPGA Engineers.

Qualification:

·
Proven track record of contributing to the development of ASIC based products by assisting with the overall concept, design and optimization of digital and analog ASIC circuits.

·
Good background in Verilog/SystemVerilog and verification methodology; knowledge of C or other HVL would be a plus

·
Proficiency in Verification techniques, at both a block and system level, to work with the verification engineering team to support excellence in design principles and practice

·
Knowledge and experience performing timing analysis/debug and implementing design improvements.

·
Experience in developing block and chip level test benches, test plan creation.

·
Experience with OVM/UVM, object oriented design principles, Mentor Questasim SV, Power Aware, SVA assertion.

·
The ability to work with firmware teams in developing co-simulation environments and system models



·
Good communication skills, with the ability to convey complex technical concepts to other design peers in verbal and written form.

·
A high level of self-motivation and the ability to be a self-starter.

·
Good written, verbal and presentation communication skills.

·
BS in EE/CS with 3+ years work experience or MS in EE/CS with 1+ year work experience

发表于 2013-12-17 22:31:05 | 显示全部楼层
where
 楼主| 发表于 2013-12-18 16:05:45 | 显示全部楼层
回复 2# duanli112


    base 在上海
发表于 2013-12-18 16:07:05 | 显示全部楼层
你们是不是asic deisign的职位不要人了?
 楼主| 发表于 2013-12-18 18:27:24 | 显示全部楼层
回复 4# jooz


    目前ASIC design的职位已有较属意的人在谈
 楼主| 发表于 2013-12-25 10:48:54 | 显示全部楼层
欢迎投递简历给我
发表于 2018-3-26 17:48:28 | 显示全部楼层
回复 1# ellawang


     thanks for sharing
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 20:29 , Processed in 0.030792 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表