|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
一家知名欧洲半导体芯片设计企业,主营路由器等网络设备芯片,招聘一名高级验证工程师,工作地点在新加坡。
雇佣性质是Permanent staff,工作稳定,能享受年终奖等奖金,公司的福利待遇非常好,还提供relocation allowance等各种津贴。发展良好,财务状况健康。
已经在这家公司工作的人员评论说它的管理方式比较自由,压力没那么大。
申请方式:qianqian@uniconnect.com.sg。电话+65-91155766,QQ:342403065。
请各位先发给我简历,再问工资、雇主,如果你基本符合条件我会透露详细信息。此帖子中已经提到的信息,就不需要再问我了,比如需要几年经验之类。还有加好友的时候注明自己的职业或申请意向,谢谢。
职位描述如下:
“Senior Verification Engineer”
Responsibilities
· Design verification for highly complexity SoC designs, working as part of a larger R&D team, with minimal supervision.
· Verification specification and verification plan – generation, participation and contributing in reviews.
· Setting up verification environments and modeling for verification purposes.
· Creating and executing test plans to adequately verify and validate the functionality across a range of products.
· Identifying, communicating and proposing solutions to verification blocking issues .
· Debugging design related issues. Feedback to respective design engineers and jointly work out solutions.
· Innovate to new verification methodologies and enhance existing platforms
Experience / Knowledge in Keywords
· Masters or Bachelor degree in Electrical Engineering, Communications or equivalent university programs
· 5+ years of experience in digital design in VHDL (preferred) and/or Verilog
· In depth knowledge of HVL (Hardware Verification Language), Specman “e” - and experience in creating verification environments, eVCs and testcases using “e”.
· Knowledge of UNIX/Linux scripting using shell programming and Perl/Python
· In depth understanding of VLSI design flows will be advantage
· Good know-how on SoC on-chip interconnect bus systems, high speed and standard SoC interfaces (USB, PCI(e), DDR, SPI, SDIO, etc), embedded application processors (MIPS, ARM) as well as standard SoC peripherals
· Domain knowledge on communication standards, Ethernet, DSL, LTE
· Good communication skills, open and collaborative working style within larger international teams
· Working accurately and thoroughly within target timelines |
|