在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2697|回复: 0

[招聘] 猎头职位—USB软件工程师 & Senior Specialist HES

[复制链接]
发表于 2013-9-26 17:46:50 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
猎头职位—USB软件工程师





主要职责:完成公司产品的系统级应用开发工作,以公司产品为基础完成面向客户的系统解决方案。  
完成关键客户的技术支持。  


职位需求:  
精通USB物理层、链路层协议,1年以上USB编程经验。  
熟悉USB测试流程。  
3年以上通信或消费类电子系统工作经验,具备良好的系统思维方式及软件工程经验。  
精通Linux系统,熟悉Andriod平台,熟悉嵌入式实时操作系统,具有手机软件编程者优先。  

具有开发TI PANDA/高通平台/nVidia AP经历者优先。  
具备良好的团队合作精神和沟通能力。  
具备敏锐和快速的反应能力;良好的思维能力、信息收集、分析能力。  
计算机、通信、电子工程类专业,本科及以上学历。  
英语CET-4级以上水平,良好的英文听说读写能力。  
勤奋刻苦,爱岗敬业。







猎头职位:Senior Specialist HES



Job Description:

? Together with EDA GCO, LCO and KUs to manage portfolio, roadmaps, costs, development and supports the deployment of SOC/FPGA applications (service) in HW Engineering Environments (HWEE) area.

? Key contact with SOC/FPGA program managers, designers and other stakeholders to plan and initiate tool development actions to ensure definition, functionality and implementation meets customer needs.

? Act as a main IT interface to collect business requirement for IT development and control realization of IT application.

? Perspective in areas of SOC/FPAG design tools

? Initiate and lead development and deployment related with SOC/FPGA Tools

? Maintain and continues improvement of SOC/FPGA design process and flow

? Specification of application main functionality

? Communication of business/process development and operative issues for community

? Support LCOs with business/process issues

? Ensuring end user training and training material availability

? Training of new functionality to LCOs

Additional Requirements:

? 5+ years of SOC (ASIC/FPGA) design experience

? Complete understanding of the SOC (ASIC/FPGA) design flow, process and methodologies

? Expertise on the ASIC/FPGA design front end tools from Synopsys, Mentor or Cadence, etc

? Good knowledge in HW Engineering environments and the application portfolio

? Good knowledge of design verification (OVM, VMM)

? Good knowledge of simulation, emulation or IP based flow

? Excellent VHDL/Verilog know-how and many years of coding and modeling experience

? Knowledge of revision control like CVS, sub-version, etc.

? Strong business acumen, excellent communication and team working skills

? Analytical thinking that leads to clear decision-making in complex situations

? Willingness to question entrenched operational practices

? Creativity and openness to develop new solutions and approaches

? Managing in Global/Complex Environment, ability to work cooperatively with cross-functional teams and external vendors

? Initiative, fast learning ability

? Strong results and quality orientation

? Ways of troubleshooting

? Very good speaking and writing skills in English

? Master of Science (Electrical Engineering/Telecommunication/SW Engineering

  







E-Mail: bestgrace@qq.com  
QQ: 2043753191

新浪blog:
http://blog.sina.com.cn/u/1767088102

新浪微博:
http://weibo.com/bestgrace
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 00:45 , Processed in 0.012646 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表