在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 2788|回复: 0

[招聘] 猎头-IC验证工程师 数字前端设计经理 软件工程

[复制链接]
发表于 2013-9-9 18:49:05 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
职位职能:  IC验证工程师  

职位描述:

Responsibilities:

Responsibilities will include developing verification environment; developing
test plans for and verifying the function of ASIC; hands-on implementation wor
k for every aspect of ASIC verification, working closely with the system group
, architects, design and verification teams. The successful candidate should h
ave experience going through at least one complete and successful ASIC design/
verification cycle from architecting and creating ASIC test environment to ful
l completion of the verification work. The candidate also needs to have a full
understanding of design using Verilog and working experience with SystemVeril
og. A strong communication skill in both Chinese and English is required.



Qualifications:

5+ years of ASIC verification experience, complex SOC verification experience
is preferred

Strong programming skills in SystemVerilog

Knowledgeable in Verilog/Verilog-PLI/SystemC/SVA/C/C++

Working Experience with UVM/OVM/VMM (at least one of them)

Responsible for implementation of verification environment and generation of h
igh quality test cases.

BS/MS EE, CE or CS



智能手机的 数字前端设计经理职位或者engineer

集成电路IC设计/应用工程师  

职位描述:

1. This candidate should have mobile/high speed interface background and shoul
d be interesting in R&D on Video related technologies.
2. IC/IP background. Be interesting in developing and improving New IP.
3. Integration experience, be able to own testchip tapeout.
4. With at least 3-years IP/Product R&D experience.

Job Description
- RTL coding, new logic design, simulation, synthesis.
- Work closely with algorithm engineer to develop/debug new IP/product. Suppor
ts FPGA engineer debugging issues on FPGA system.
- Work closely with system/SW engineer to verificate/validate new IP/product o
n FPGA/System platform.
- Deliver design/verification/application documents.
Qualification and Experience
- Very familiar with the Verilog HDL language;
- Create the RTL architecture for the algorithm;
- Very familiar with C and C++;
- Familiar with FPGA tool, ModelSim, and Synplify.
- Familiar with the flow of the IC design.

Requirements:
- Bachelor/Master degree in electronic/computer engineering
- Demonstrated abilities in working independently
- Strong communication skills


智能手机 高级软件工程师  

职位描述:

Job Description:
- MIPI and eDP SW driver development for low power chip

Requirements:
- Good experience in MIPI or eDP driver development in smart phone or tablet s
ystem
- Master or bachelor degree majoring in electronic engineering or computor sci
ence is preferred
- 2 years working experience for master degree or 5 years working experience f
or bachelor degree
- Strong C and/or C++ and/or ASM coding and debugging expertise
- Good experience in embedded system development
- Good Chinese and English communication skills




E-Mail: bestgrace@qq.com
QQ: 2043753191
新浪blog: http://blog.sina.com.cn/u/1767088102
新浪微博: http://weibo.com/bestgrace
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-13 19:03 , Processed in 0.016180 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表