在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 2378|回复: 0

[招聘] 上海芯得职位-Verification Leader

[复制链接]
发表于 2013-9-2 18:49:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×

Job Title:

Sr. Staff / Principal Verification Engineer

Job Description:

As a core member of a SOC development team, primary responsibility will be verification environment development and verification planning and execution. Lead a verification group to accomplish SOC project verification tasks.


Summary of Duties/Responsibilities:

·           
SOC verification requirements analysis and planning

·           
Architect and build OVM/UVM based test environment for complex IP and SOC full chip verification

·           
Create test plan, and lead the verification organization to implement the verification tasks

·           
Design coverage metrics and verification reporting system

·           
Coordinate debug efforts to achieve IPs and full chip functionality

·           
Documentation of verification, organize/participate in verification/design reviews. Drive verification methodology improvement

Job Requirements:

·           
Excellent English and Mandarin skills

·           
Takes initiative and sets high goals, smart and confident

·           
Self starter & ability to work in a team environment as an individual contributor

·           
Tracking record of planning and delivering successful verification projects

·           
Expert in advanced verification methodology, like OVM, VMM

·           
Ability to test silicon using logic analyzers, oscilloscopes, and other common laboratory equipment is a plus.

·           
Thoroughly understand SOC development flow, solid knowledge of semiconductor technology

·           
Familiar with popular industry protocols, including AHB, USB, I2C, UART, Ethernet, etc.

Education & Work Experience:

·        
8+ years of verification environment development & SOC verification

·        
2+
years of team/project management experience;

·        
Expert in System Verilog and OVM or VMM verification methodology

·        
Proficiency in Perl, Tcl, Tk, C/C++, Verilog, System Verilog languages

·        
Tracking recording of successful SOC product delivery

·        
Master's Degree or above in EE/CE

Benefits:

·        
Competitive salary

·        
Stock options

·        
Excellent medical insurance plan

·        
New product design bonus

·        
Extensive training programs covering technology / management skills

Location:

Shanghai, China

简历发ic@hi-talent.net

qq: 983144394

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-16 03:16 , Processed in 0.015764 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表