|
|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Synopsys SNUG大会论文，很多，总有你想要的，可以选择下载你需要的，一共46篇
Coding And Scripting Techniques For FSM Designs With.pdf
(95.35 KB, 下载次数: 108 )
complex_timing_by_Primetime.pdf
(129.54 KB, 下载次数: 96 )
Correct Methods For Adding Delays To Verilog Behavioral Models.pdf
(63.45 KB, 下载次数: 63 )
crass_talk_delay.pdf
(231.19 KB, 下载次数: 88 )
fsm_perl A Script to Generate RTL Code for State.pdf
(77 KB, 下载次数: 59 )
full_case parallel_case the Evil Twins of Verilog.pdf
(72.37 KB, 下载次数: 48 )
Nonblocking Assignments in Verilog Synthesis, Coding.pdf
(68.63 KB, 下载次数: 53 )
gating_clocking_design.pdf
(48.35 KB, 下载次数: 118 )
State Machine Coding Styles for Synthesis.pdf
(136.32 KB, 下载次数: 55 )
Synchronous Resets Asynchronous Resets.pdf
(271.44 KB, 下载次数: 86 )
Synthesis and Scripting Techniques for Designing Multi-.pdf
(183.16 KB, 下载次数: 67 )
Synthesizable Finite State Machine Design Techniques.pdf
(266.43 KB, 下载次数: 65 )
The Fundamentals of Efficient Synthesizable Finite State Machine.pdf
(117.34 KB, 下载次数: 59 )
Verilog Coding Style for Efficient Digital Design.pdf
(86.08 KB, 下载次数: 83 )
VERILOG CODING STYLES FOR IMPROVED SIMULATION.pdf
(51.12 KB, 下载次数: 60 )
verilog golden reference guide.pdf
(270.43 KB, 下载次数: 64 )
Verilog Nonblocking Assignments With Delays,.pdf
(364.57 KB, 下载次数: 57 )
Verilog-2001 Behavioral and Synthesis Enhancements.pdf
(66.19 KB, 下载次数: 44 )
设计异步多时钟系统的综合以及描述技巧 .pdf
(174.44 KB, 下载次数: 107 )
同步Reset和异步Reset.pdf
(271.44 KB, 下载次数: 84 )
abbr_f1116322159a3fe9740af75e07573e0c.pdf
(348.85 KB, 下载次数: 44 )
Automated ECO flow using Synopsys’ Formality and Design Compiler.pdf
(528.23 KB, 下载次数: 93 )
Collaborative and Innovative DFT for Pushing-the-envelope Designs.pdf
(117.42 KB, 下载次数: 47 )
Correlation synthesis and layout Is DC-T the solution.pdf
(148.27 KB, 下载次数: 62 )
Core Based Test using Scan Compression and Core Isolation.pdf
(65.12 KB, 下载次数: 38 )
Concurrent Fault Detection The New Paradigm for Compressed Test Vectors.pdf
(102.61 KB, 下载次数: 37 )
。
A Bottom-up Constraint Methodology for Use with Hierarchical Designs.pdf
(45.86 KB, 下载次数: 78 )
abbr_2d7f8581dc1f42ba8060af7c2b809d8a.pdf
(497.35 KB, 下载次数: 39 )
abbr_7c54fe0b3b5ab5b3504c5c9656d11a94.pdf
(112.1 KB, 下载次数: 37 )
A Novel ILM Based SoC Synthesis Strategy Using Unified Constraints.pdf
(190.61 KB, 下载次数: 48 )
Critical Paths Verification and Debugging with PrimeTime Advanced Features.pdf
(57.33 KB, 下载次数: 70 )
abbr_1a96429adc911f4885b2271c766b5758.pdf
(50.85 KB, 下载次数: 33 )
How to Verify and Integrate Mixed Signal Third-Party IP.pdf
(97.18 KB, 下载次数: 53 )
abbr_155bd3ffa5b9ba126da9ef930b94c8cb.pdf
(309.44 KB, 下载次数: 33 )
Hybrid Test Methodology for a Multi-Million Gate Design.pdf
(82.03 KB, 下载次数: 41 )
abbr_db64bd635427d491e47fb1bcf898441f.pdf
(283.91 KB, 下载次数: 39 )
abbr_2bfb63ea0c546971f3fd693843791afc.pdf
(129.79 KB, 下载次数: 34 )
abbr_f0dd629e921120d84d5b10122a60ebec.pdf
(170.76 KB, 下载次数: 39 )
Where have all the phases gone Using multiclock propagation in PrimeTime.pdf
(289.83 KB, 下载次数: 52 )
一个成功的百万门级芯片验证平台.pdf
(81.96 KB, 下载次数: 104 )
A Proposal To Remove Those Ugly Register Data Types From Verilog.pdf
(72.13 KB, 下载次数: 48 )
Asynchronous & Synchronous Reset.pdf
(197.79 KB, 下载次数: 56 )
|
-
-
Passive Device Verilog Models For Board And System-Level Digital.pdf
91.35 KB, 下载次数: 40
, 下载积分:
资产 -2 信元, 下载支出 2 信元
-
-
RTL Coding and Optimization Guide for use with Design Compiler.pdf
113.05 KB, 下载次数: 71
, 下载积分:
资产 -2 信元, 下载支出 2 信元
-
-
RTL Coding Styles That Yield.pdf
60.6 KB, 下载次数: 69
, 下载积分:
资产 -2 信元, 下载支出 2 信元
-
-
Simulation and Synthesis Techniques for Asynchronous.pdf
120.8 KB, 下载次数: 73
, 下载积分:
资产 -2 信元, 下载支出 2 信元
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2013-7-19 14:44:53
