在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 2232|回复: 4

[招聘] 上海 (世界500强公司) 招聘版图设计工程师 IC layout

[复制链接]
发表于 2012-6-23 17:07:07 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 icfriend 于 2012-6-23 17:08 编辑

Analog power IC layout.   email:  ICtuijian@163.com

Qualifications:
Bachelor or Master in Electronic Engineering or Computer Science;
New graduates are welcome
1) Understanding basic characteristics of transistor, resistor, capacitor and diode.
2) Understanding of layout impact on device matching, noise coupling from signal, supply and substrate. Understand the important of signal flow, power/ground structure and block placement in layout floor planning.
3) Understand the important of communication with analog designers.
4) Be familiar with Unix OS. Experience with Cadence or Silicon Canvas layout tools is plus.
5) Be familiar with DRC/LVS verification tools is plus.

Description:
Be a part of the Central Analog/RF Front End design team at Shanghai office. Your main responsibility is analog layout. You will be responsible for all levels of analog layout from block level up to the Analog top level integration and verification. You will communicate and get directions from experienced analog design engineers to ensure high quality.
发表于 2012-6-23 21:15:06 | 显示全部楼层
很好 很好
发表于 2012-6-24 12:59:47 | 显示全部楼层
以后考虑~~
发表于 2012-6-24 16:35:23 | 显示全部楼层
Where?
发表于 2012-6-26 10:32:57 | 显示全部楼层
哪家公司啊?叫什么名
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-6-10 11:23 , Processed in 0.025648 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表