analog to digital converter architectures), SAR ADC's
maximum speed is dominated by sampling time of the sample
and hold stage. The second limiting factor is comparator
decision, as small differences in input voltage, namely less than
1 LSB, must be resolved within one clock period.
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2014-9-3 17:56:12
