在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2268|回复: 3

[资料] Introduction to phase-locked loop system modeling

[复制链接]
发表于 2011-12-16 13:34:30 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
By Wen Li, Senior System Engineer, Advanced Analog Product Group
and Jason Meiners, Design Manager, Mixed-Signal Product Group

Introduction
Phase-locked loops (PLLs) are one of the basic building blocks in
modern electronic systems. They have been widely used in
communications, multimedia and many other applications. The
theory and mathematical models used to describe PLLs are of two
types: linear and nonlinear. Nonlinear theory is often complicated
and difficult to deal with in real-world designs. Analog PLLs have
been well modeled by linear control theory. Starting from a
well-defined model in the continuous-time domain, this article
introduces a modeling and design method for a digital PLL based
on linear control theory. It has been proved that a linear model is
accurate enough for most electronic applications as long as certain
conditions are met. Figure 1 shows a block diagram of the Texas
Instruments THS8083 device that targets LCD monitor and digital
TV applications. The task of the PLLs in these devices is to recover
the pixel clock based on input reference HS (horizontal sync). This
PLL has been accurately modeled by the method introduced in this
article.

Introduction to phase-locked loop system modeling.pdf

238.78 KB, 下载次数: 74 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Introduction to phase-locked loop system modeling

发表于 2011-12-17 15:10:22 | 显示全部楼层
谢谢分享
发表于 2013-11-10 22:08:25 | 显示全部楼层
very useful
发表于 2016-5-14 17:31:11 | 显示全部楼层
thanks!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-15 18:48 , Processed in 0.019527 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表