Mentor Graphics Precision Synthesis 2011a with Update 1 for Windows

900200 · 发表于 2011-12-12 02:08:44

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

【软件名字】：Mentor Graphics Precision Synthesis 2011a with Update 1 for Windows
【软件类别】：FPGA / CPLD Synthesis
【软件版本】：2011a with Update 1 for Windows
【语言种类】：英文
【软件大小】：348MB
【破解方式】：无
【上传空间】：348MB
【内容介绍】：

Precision RTL

Precision RTL is Mentor Graphics’ entry-level FPGA synthesis solution offering excellent quality of results and part of Mentor Graphics’ comprehensive FPGA vendor independent solution.

With a rich feature set that includes advanced optimizations, award-winning analysis, and industry-leading language support, Precision RTL enables vendor-independent design, accelerates time to market, eliminates design defects, and delivers superior quality of results.Key Features & BenefitsFPGA Vendor Independent Synthesis

Support for Actel, Altera, Lattice, and Xilinx
OEM support for Abound Logic, Achronix, Atmel, QuickLogic, and TierLogic
Same hdl and constraints for all devices

Excellent Quality of Results

Meet performance and area goals quickly
Advanced timing-driven optimizations
Technology inference for multiple vendors

Award-Winning-Analysis

RTL and gate-level technology schematics
Interactive static-timing engine to perform"what-if" timing analysis

Industry Leading Language Support

Supports any combination of verilog, VHDL, SystemVerilog, and EDIF formats
Supports Synopsys Design Constraints

登录/注册后可看大图

Product Demo: Precise-IP Demo: FPGA Vendor Independent IP Platform
Precise-IP™ is Precision's FPGA vendor independent IP platform. In this demo we'll generate a single port RAM memory model using Precise-IP, instantiate it within a larger design, and proceed with...
View Video

Precise-IP™

Generate building block IP for any device
Leverage 3rd party IP validated for Precision

Integration with Mentor Tools

C synthesis with Catapult® C
Design Reuse with HDL Designer™
Equivalence Checking with FormalPro™

asic Prototyping Support

Eases ASIC-to-FPGA migration
Automatic gated clock conversion
Conversion of DesignWare instances
Support for ASIC timing constraints (SDC)

zlhrsy · 发表于 2011-12-15 10:47:20

who share license?

xiaojj2005 · 发表于 2011-12-16 23:22:39

没有破解文件啊

Johnny_Cheng · 发表于 2011-12-26 18:15:53

有破解文件么？支持TMR么？

kingmemory · 发表于 2012-3-1 14:18:16

thxx!

kingmemory · 发表于 2012-3-1 14:34:08

有破解么

kingmemory · 发表于 2012-3-1 17:50:01

没有破解啊

dicky · 发表于 2012-6-20 21:38:24

can it be

dicky · 发表于 2012-6-20 22:45:35

kkjljljfdlasjdlkas

mcsexie · 发表于 2012-7-2 20:45:13

cooll

Mentor Graphics Precision Synthesis 2011a with Update 1 for Windows

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /2