在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2618|回复: 2

[招聘] [招聘]★★【Signal Integrity Engineer(SI)工程师】知名服务器设计公司诚聘

[复制链接]
发表于 2011-8-20 01:46:11 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

An experienced signal integrity engineer isbeing sought for design and analysis of high speed interfaces and powerdistribution network. The successful candidate will be part of signal integrityand Power Integrity team and will participate in the definition of chip,package, printed circuit board (PCB), and system interconnects. Within aconcurrent engineering environment, the individual will be part of a largerteam with system architects, logic designers, ASIC engineers, and SI engineersin creation of next generation networking products.

This group works on present and next-generation cost-sensitive yet highperformance and high volume products.

Responsibilities will include but not be limited to:

- Working experience in high speed serial I/O applications, PLLs,transceiver/SERDES operations
- Definition of signaling and package technology for high performance ASICs
- Simulating and/or analyzing and/or generating power delivery networkrequirements
- Understanding signal integrity and timing in order to budget and evaluatetrade-offs between design parameters to determine a solution space that is highvolume manufacturable
- Generating the routing requirements and electrical margins for specificinterfaces and verifying their correctness

Requirements:
- Typically requires BSEE/MSEE/Ph.D combined with above 1 to 8 years of related experiences,
- Proficiency with spice (or equivalent) circuit simulation, field-solver andtime/frequency domain analysis,
- familiarity with high speed serdes design, PLL and LVDS, CML and otherhigh-performance I/O technologies,
- ASIC design experience with I/O selection and simulation/validation, solidbackground on transmission line theory are necessary.
- In depth understanding of electromagnetic is plus.
- Experience with available CAD tools such as HSPICE, HFSS, FDTD tools, MoMtools, Sigrity, PAKSI-E, Sentinel-PI, Siwave, Q3D, Agilent ADS, Cadence SItools or related tools is required.
- Experience correlating simulation results with lab measurements usingoscilloscopes, TDRs, VNAs, and spectrum analyzers is a plus.
- Self motivation, teamwork and strong communication skills are essential.




四年以上需求:5

~四年经验需求:10


工作地点:天津


有兴趣者请联络silenx_tw@hotmail.com/13714587990












 楼主| 发表于 2011-12-28 01:03:46 | 显示全部楼层
An experienced signal integrity engineer isbeing sought for design and analysis of high speed interfaces and powerdistribution network. The successful candidate will be part of signal integrityand Power Integrity team and will participate in the definition of chip,package, printed circuit board (PCB), and system interconnects. Within aconcurrent engineering environment, the individual will be part of a largerteam with system architects, logic designers, ASIC engineers, and SI engineersin creation of next generation networking products.

This group works on present and next-generation cost-sensitive yet highperformance and high volume products.

Responsibilities will include but not be limited to:

- Working experience in high speed serial I/O applications, PLLs,transceiver/SERDES operations
- Definition of signaling and package technology for high performance ASICs
- Simulating and/or analyzing and/or generating power delivery networkrequirements
- Understanding signal integrity and timing in order to budget and evaluatetrade-offs between design parameters to determine a solution space that is highvolume manufacturable
- Generating the routing requirements and electrical margins for specificinterfaces and verifying their correctness

Requirements:
- Typically requires BSEE/MSEE/Ph.D combined with above 1 to 8 years of related experiences,
- Proficiency with spice (or equivalent) circuit simulation, field-solver andtime/frequency domain analysis,
- familiarity with high speed serdes design, PLL and LVDS, CML and otherhigh-performance I/O technologies,
- ASIC design experience with I/O selection and simulation/validation, solidbackground on transmission line theory are necessary.
- In depth understanding of electromagnetic is plus.
- Experience with available CAD tools such as HSPICE, HFSS, FDTD tools, MoMtools, Sigrity, PAKSI-E, Sentinel-PI, Siwave, Q3D, Agilent ADS, Cadence SItools or related tools is required.
- Experience correlating simulation results with lab measurements usingoscilloscopes, TDRs, VNAs, and spectrum analyzers is a plus.
- Self motivation, teamwork and strong communication skills are essential.











四年以上需求:5人


一~四年经验需求:10人





工作地点:天津/深圳





有兴趣者请联络silenx_tw@hotmail.com/13714587990
 楼主| 发表于 2011-12-28 01:07:08 | 显示全部楼层
An experienced signal integrity engineer isbeing sought for design and analysis of high speed interfaces and powerdistribution network. The successful candidate will be part of signal integrityand Power Integrity team and will participate in the definition of chip,package, printed circuit board (PCB), and system interconnects. Within aconcurrent engineering environment, the individual will be part of a largerteam with system architects, logic designers, ASIC engineers, and SI engineersin creation of next generation networking products.

This group works on present and next-generation cost-sensitive yet highperformance and high volume products.

Responsibilities will include but not be limited to:

- Working experience in high speed serial I/O applications, PLLs,transceiver/SERDES operations
- Definition of signaling and package technology for high performance ASICs
- Simulating and/or analyzing and/or generating power delivery networkrequirements
- Understanding signal integrity and timing in order to budget and evaluatetrade-offs between design parameters to determine a solution space that is highvolume manufacturable
- Generating the routing requirements and electrical margins for specificinterfaces and verifying their correctness

Requirements:
- Typically requires BSEE/MSEE/Ph.D combined with above 1 to 8 years of related experiences,
- Proficiency with spice (or equivalent) circuit simulation, field-solver andtime/frequency domain analysis,
- familiarity with high speed serdes design, PLL and LVDS, CML and otherhigh-performance I/O technologies,
- ASIC design experience with I/O selection and simulation/validation, solidbackground on transmission line theory are necessary.
- In depth understanding of electromagnetic is plus.
- Experience with available CAD tools such as HSPICE, HFSS, FDTD tools, MoMtools, Sigrity, PAKSI-E, Sentinel-PI, Siwave, Q3D, Agilent ADS, Cadence SItools or related tools is required.
- Experience correlating simulation results with lab measurements usingoscilloscopes, TDRs, VNAs, and spectrum analyzers is a plus.
- Self motivation, teamwork and strong communication skills are essential.











四年以上需求:5人


一~四年经验需求:10人





工作地点:天津





有兴趣者请联络silenx_tw@hotmail.com/13714587990
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 01:39 , Processed in 0.021369 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表