在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: semico_ljj

The Art of Analog Layout(超清晰版)可以按章节单独解压缩

[复制链接]
 楼主| 发表于 2006-12-19 13:05:51 | 显示全部楼层

评价!!!

This book is lacking a great deal of information. First, approximately 60% to 70% deals with bipolar layout techniques, not CMOS which is what I was expecting to find. The common-centroid layout techniques were fairly well explained, but I did disagree on one or two of the matching configurations spelled out. More emphasis could have been given to the layout of pad circuitry for ESD robustness, capacitor matching, guard bars and top-level floorplanning of mixed-signal ASICs. However, I did find the processing chapters good and they hit the main points that are useful in layout.
Even though the author attempts to "dumb" the concepts down to make it more useful for general reference, he uses terms that are not common to most layout designers. Case in point: the term "chirality" is used to describe the symmetry of a given layout. Why not use the term "symmetry" which most people are very familiar with?

If you're a pro at analog layout, don't bother buying this book expecting to learn something new. Chances are, you know most of what is contained in the book. I wish I would've spent my [money] elsewhere. These views are also shared by my peers who have looked over the book and are well-versed in mixed-signal CMOS layout.
 楼主| 发表于 2006-12-19 13:06:46 | 显示全部楼层

评价!!!

I own this book, as do several of my co-workers. At the time I purchased it, just after it became available, late 2002 if memory serves, I could find only a few books on the subject, including Dan Clein's 'CMOS IC Layout'. I was most happy with this book to teach analog layout techniques. I judged this book as the best, as it is more detailed, deeper, more technical, broader. (See my review of CMOS IC Layout for more comparisons.) There is a lot of bipolar, but even analog CMOS layout makes use of parasitic bipolar junction tranistors and parasitic field FETs that all high voltage analog mask designers need to deal with. Yes, it is arguably lite on ESD, and, as an experienced analog chip designer, I was sad that I could not find mention that CMOS FET and poly resistor matching is generally scaled by the square root of the area, and alot more engineering level detail could be included in that section. Still, this book is the best for analog layout techniques.
 楼主| 发表于 2006-12-19 13:07:58 | 显示全部楼层

Customers who bought this item also bought

Customers who bought this item also bought
IC Mask Design: Essential Layout Techniques by Christopher Saint
IC Layout Basics : A Practical Guide by Christopher Saint
CMOS Circuit Design, Layout, and Simulation, Second Edition by R. Jacob Baker
CMOS Mixed-Signal Circuit Design by R. Jacob Baker
CMOS Analog Circuit Design by Phillip E. Allen
 楼主| 发表于 2006-12-19 13:09:46 | 显示全部楼层
Editorial Reviews

Book Description

Verbal explanations are favored over mathematical formulas, graphs are kept to a minimum, and line drawings are used in this user-friendly book. Clear guidance and advice are provided for those professionals who lay out analog circuits. Matching of resistors and capacitors: Includes causes of mismatch, particularly the hydrogen effect and package shift. MOS Transistors: Covers a brief history of floating gate devices, EPROM and EEPROM. Applications of MOS transistors: Expands information on failure mechanisms, including BVdss/Bvdii, SILC, NBTI/PTBI and GIDL and the difference between electrical and electrothermal SOA. Consideration of failure mechanisms as crucial to layout: Integrates further information into many chapters covering various devices. Standard bipolar, polygate CMOS and analog BiCMOS: Covers all three fundamental processes. A valuable reference for professional layout designers.



Book Info
(Pearson Education) Provides layout designers with broad coverage of the issues involved in successfully laying out analog integrated circuits. Keeps mathematics to a minimum, provides a carrier-based model for understanding device operation, and offers many exercises that can be done with paper and pencil instead of software. DLC: Integrated circuits--Design and construction. --This text refers to an out of print or unavailable edition of this title
发表于 2006-12-20 14:40:14 | 显示全部楼层

回复 #1 semico_ljj 的帖子

:lol :lol :lol
发表于 2006-12-21 13:28:39 | 显示全部楼层

回复 #10 semico_ljj 的帖子

good!!!
发表于 2006-12-21 13:30:55 | 显示全部楼层

回复 #86 kaedegong 的帖子

xiexie!!!!
发表于 2006-12-21 21:42:11 | 显示全部楼层
nice!
发表于 2006-12-22 09:40:15 | 显示全部楼层
Great! Thanks a lot!
发表于 2006-12-30 09:30:24 | 显示全部楼层
Thank's very much!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-25 08:06 , Processed in 0.020542 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表