在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 2771|回复: 2

[招聘] MTK成都招聘Senior ASIC Design & Verification Engineer

[复制链接]
发表于 2011-2-17 10:03:57 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Job Title: Senior asic design engineer
Location: Chengdu
Job description:
1. Central digital IP development and maintainess
2. Support IP integration for BU products.

Requirement:
1. MS/BS Degree in Microelectronics/Electrical Engineering/Computer Science.
2. Minimum 1 year of ASIC design/verification experience.   
3. Complete ASIC front end design flow from micro architecture define to SPEF out.  
4. Familiar with SOC architecture and AMBA specification.
5. Familiar with USB2.0/USB3.0/Ethernet/SDIO protocol is a plus.


Job Title: Senior ASIC design verification engineer
Location: Chengdu
Job description:
1. Conduct central IP verification from verification planning to coverage signoff using advanced verification methodologies.  
2. BU project support for IP integration verification.

Requirement:
1. MS/BS Degree in Microelectronics/Electrical Engineering/Computer Science.
2. Minimum 1 year of ASIC design/verification experience.   
3. Familiar with Contraint Random Verification(CRV) methodologies - VMM/UVM.
4. Familiar with SOC architecture and AMBA specification.
5. Experience of applying CRV on complex module/subsystem verifications is a plus.
6. Familiar with assertion based verification is a plus.
6. Familiar with USB2.0/USB3.0/Ethernet/SD protocol is a plus.

Please send your resume to tao.liu@mediatek.com if you are interested.
发表于 2011-4-8 05:35:09 | 显示全部楼层
ding~~~
发表于 2011-4-8 05:37:32 | 显示全部楼层
ding~~~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-4 23:21 , Processed in 0.023945 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表