在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2800|回复: 2

[招聘] 【招聘】LSI上海研发中心招聘Verification Engineer

[复制链接]
发表于 2010-8-13 11:29:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
全球著名硬件公司LSI上海研发中心正在扩张中,有很多硬件工程师的职业发展机会。
欢迎有志之士加入!如有任何疑问,请发送邮件至Tracey.zheng@lsi.com或拨打电话021-24191709.也可加我msn;zql975504@hotmail.com
有意者,请将简历发至:Tracey.zheng@lsi.com

1.        Verification Design Engineer (Junior-Staff)
Responsible for Design, Verification and customer support of protocol systems. Good knowledge of High Speed Interconnects, Storage and Networking Protocols, such as PCI Express, Ethernet, Fibre Channel, Serial RIO, Interlaken. Good communication skill is must. Experience with FPGA prototyping/validation a plus.
PREFERRED EXPERIENCE:
Good knowledge of High Speed Interconnects, Storage and Networking Protocols, such as PCI Express, Ethernet, Fibre Channel, Serial RIO, Interlaken. Good communication skill is must. Experience with FPGA prototyping/validation a plus.

Design skills:
- Micro-architecture development & RTL Design
- Synthesis & Timing analysis
Verification skills:
- Verification, including development of methodologies, test plans, compliance test suite, test bench & test cases, using System Verilog, Vera and Specman.
- Development of Bus Functional models (BFMs), transactors, assertions, and manage coverage and regressions
Standards development:
- Work with standards bodies such as IEEE and PCI SIG to develop industry standard specification for next generation product
Must be conversant with the following:
- Verilog, System Verilog, C++, EDA CAD tools,
- Synthesis, Timing constraints and Logic Equivalence
发表于 2010-8-13 14:48:22 | 显示全部楼层
需要什么经验?
发表于 2010-8-14 22:23:21 | 显示全部楼层
本科生怎么样
您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-1 07:44 , Processed in 0.014890 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表