在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2478|回复: 6

需要Senior/staff IC Verification Engineer

[复制链接]
发表于 2010-7-28 18:03:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
急需芯片验证方面的人才,具体的职位介绍如下:有兴趣的朋友可以联系我 susan.1817@hotmail.com



Job Purpose:
Take the lead role developing verification methodology, verification plan for SoC chips. And execute on the verification plan, achieving the best functional coverage.
Key Responsibilities:
·
Own multiple modules, sub-systems, create constrained random based, coverage targeted verification plan and verify them from unit level going towards chip level integration.

·
Own 3rd party IP verification/validation -- verify and validate them at unit, chip and system level.

·
Help automate verification/validation tasks, run regression, manage bug tracking, run and analyze functional and code coverage, achieve coverage goals, etc.

·
Support gate-level net-list functional and timing verification activities till tapeout.

·
Conduct pre-silicon validation on a FPGA platform.

·
Support test pattern generation and debugging for ATE testing.



Person Specification:
Required:
Desired:
  • Minimum 5 year of industry experience, minimum MS degree in Electrical/Computer engineering or equivalent.
  • In-depth knowledge of SoC/ASIC verification flow with emphasis in coverage driven verification/validation methodology.
  • Clear understanding of constrained random verification process, functional coverage, code coverage, assertion methodology and their philosophies.
  • Track record of picking up legacy verification environment and work on fully developed DV environment, as well as, developing DV environment from scratch.
  • In depth knowledge of ARM Instruction set and AMBA bus architecture.
  • Knowledge of C, assembly for ARM processor.
  • Intricate knowledge of Verilog, Verilog simulator and debug process.
  • Have hands-on experience on crafting complex verification environment with industry standard HVL based methodology (must have SystemC, SysVerilog, vera, or Specman-e based experience).


  • Track record of delivering multiple fully verified chips from concepts to tapeout.
  • Depth and breadth of knowledge on industry standard IO protocols: SPI, I2C, I2S, flash memories, SRAM and DRAM.










 楼主| 发表于 2010-7-29 09:27:34 | 显示全部楼层
up and up,
发表于 2010-7-29 19:17:27 | 显示全部楼层
 楼主| 发表于 2010-7-30 09:58:42 | 显示全部楼层
up and up
 楼主| 发表于 2010-8-2 09:30:40 | 显示全部楼层
up and up
 楼主| 发表于 2010-8-3 08:57:19 | 显示全部楼层
let's up it
 楼主| 发表于 2010-8-5 09:02:40 | 显示全部楼层
up and up
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-8 14:04 , Processed in 0.027652 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表