在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1450|回复: 0

[招聘] 【招聘】LSI上海研发中心诸多职业发展机会等着您!

[复制链接]
发表于 2010-7-23 11:41:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 yulingyanyuyu 于 2010-7-23 11:50 编辑

全球著名硬件公司LSI上海研发中心正在扩张中,有很多硬件工程师的职业发展机会。
欢迎有志之士加入!如有任何疑问,请发送邮件至Tracey.zheng@lsi.com或拨打电话021-24191709.也可加我msn;zql975504@hotmail.com
有意者,请将简历发至:Tracey.zheng@lsi.com

1.   Verification Design Engineer
Responsible for Design, Verification and customer support of protocol systems. Good knowledge of High Speed Interconnects, Storage and Networking Protocols, such as PCI Express, Ethernet, Fibre Channel, Serial RIO, Interlaken. Good communication skill is must. Experience with FPGA prototyping/validation a plus.
PREFERRED EXPERIENCE:
Good knowledge of High Speed Interconnects, Storage and Networking Protocols, such as PCI Express, Ethernet, Fibre Channel, Serial RIO, Interlaken. Good communication skill is must. Experience with FPGA prototyping/validation a plus.

Design skills:
- Micro-architecture development & RTL Design
- Synthesis & Timing analysis
Verification skills:
- Verification, including development of methodologies, test plans, compliance test suite, test bench & test cases, using System Verilog, Vera and Specman.
- Development of Bus Functional models (BFMs), transactors, assertions, and manage coverage and regressions
Standards development:
- Work with standards bodies such as IEEE and PCI SIG to develop industry standard specification for next generation product
Must be conversant with the following:
- Verilog, System Verilog, C++, EDA CAD tools,
- Synthesis, Timing constraints and Logic Equivalence


2. Test Engineer
JOB DESCRIPTION:
- To support prototype and production releases of new products. Manage debug of test program, design and debug of test hardware, and meet product release schedule.
- Support test program development for implementing changes in new test methodologies for test coverage improvement.
- Pursue Design for Test initiatives to optimize testability and achieve test cost reduction via test time reduction and multiple site test solutions for production release.
- Support test chip test development and characterization of new IP used in LSI products.
PREFERRED EXPERIENCE:
- University graduate students with top scores in GPA
- Prior working experiences in the semiconductor industry field, specially in either IDM, Fabless, or Foundry environment
- ATE programming skills would be essential
- C++ and/or Perl programming skills

3. ASIC Customer Design Engineer
JOB DESCRIPTION:

The Customer Design Engineer is a challenging and cutting-edge position working with LSI
internal methodology and foundation IP development teams to support complex ASIC designs
for either external tier one customers or internal ASSP programs.
As an integral member of the customer design engineering team, the ASIC Customer Engineer
has responsibility for a wide range of tasks, including chip floor planning, place and route,
timing analysis, signal integrity, test, and design verification.
Responsible for support and completion of designs from customer provided RTL or Gate level
netlist using the latest LSI technologies.
Design completion tasks include
- Presales Support (die size support, memory generation, address customer questions and
concerns.)
- RTL Analysis & Synthesis
- Physical Design Implementation (bonding, floor planning, power structure insertion, place
and route, timing closure) using Synopsys Astro or ICC tools
- Test insertion using Mentor, LogicVision, or Virage tools
- Formal Verification (Verplex or Formality)
- Static Timing Analysis (Primetime and Primetime SI)
- Cross talk analysis
- Power verification
- DRC & LVS
Overtime, all ASIC customer engineers within the design center are expected to develop the
skills to be able to do most of the tasks described above in this role. Candidates having strong
skill sets one or more of the following areas should apply:
RTL Analysis/Synthesis/STA: The ideal candidate should have strong skills for the front-end of
design implementation which includes RTL Analysis, Synthesis Strategies, and STA setup for
complex ASIC environments. This would include strategies for power management.
or
Physical Design Implementation: The ideal candidate should be strong in either the Physical
Design which includes floor planning, design closure, & STA. Having strong DRC & LVS skills
are a plus. Strong Synopsys Astro/ICC experience a plus. Having strong Mentor Calibre skills
a plus.


4. DSP Sys Application Engineering Manager
JOB DESCRIPTION:
This position is part of a growing team supporting our latest generation of DSP solutions for
media gateway, cellular baseband, and video applications. This manager will support a team of
system applications engineers working directly with major customers to assist with porting,
integration and debugging of various software modules. Customer interaction includes both presales
activities and issue management during development phases. Ability to work well with a
variety of people and disciplines is required. Occassional travel to customer sites is expected.
Excellent communications skills in both Chinese and English are required.
Requirements
- 4 years experience as applications engineer or in product development
- Additional 2 years experience managing an engineering team
- Excellent written and verbal communications in both Chinese and English
- Embedded software development/debug experience
- General knowledge of communication technologies and protocols
Desired:
- Experience with media gateways, cellular baseband or video transcoding
- Specific experience with ARM processors and/or StarCore DSPs
- Previous interaction with major telecom vendors in China
Education
Required Degree: BS
Preferred Degree: MS
Preferred Major: Electrical Engineering, Computer Science, or related disciplines

5. Preamp Analog/Mixed Signal Design Engineer
JOB DESCRIPTION:
- Design high speed analog and mixed-signal integrated circuits within custom chips for the
hard disk drive industry
- Work directly with customers to determine system requirements, write specifications and
guide customers in the use of pre-amplifier products
- Use high speed electronic characterization equipment to evaluate and debug the
functionality of the design once the part is fabricated in silicon
- Provide technical leadership through all phases of product development including test,
yield, characterization, reliability analysis, qualification and release to manufacturing
PREFERRED EXPERIENCE:
LSI's Storage Peripherals Group is looking for an experienced custom analog IC designer to
join the pre-amplifier design team. At LSI we are committed to innovation and industry
leadership. We develop advanced high-speed magneto electronic read/write IC architectures
as the basis for our products.
Design team members define, create and modify high-speed custom integrated circuits for
hard disk drive (HDD) products using leading edge CMOS and SiGe BiCMOS technologies.
Team members support the entire product life cycle beginning with design and moving through
test, qualification, release to production and ramp to volume.
- Degree in Electrical Engineering (or related field), MS required, Ph.D. preferred
- Minimum three to five years experience in discrete, transistor level analog circuit design
- Experience with analog and mixed signal IC product design, integration and verification is
required
- Strong physical layout knowledge and parasitic component understanding essential
- Process and device physics knowledge critical
- Proven skills using electronic measurement equipment in a lab environment
- Expertise in applied magnetism and recording a strong plus

6. Preamp Analog Behavioral Modeler
DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION:
LSI Corporation is known worldwide as a storage market leader. Our silicon-to-systems
solutions empower disk drives with the intelligence, flexibility, speed and reliability needed for
high-capacity storage across every market segment, from portable consumer electronics
devices to personal computers to enterprise-class storage systems and networks.
LSI's Storage Peripherals Division is seeking an experienced verification design engineer to
join the pre-amplifier design team. Preamp design team members define, create, modify and
verify high-speed custom integrated circuits for hard disk drive (HDD) and tape recording
products using leading edge CMOS and BiCMOS technologies.
Position Description:
- Work with a Preamp Development team to create Verilog testbench components and
simulation environment.
- Create product test plans, test cases and perform simulation and debug of Storage
Preamp mixed-signal devices.
- Must be experienced with Verilog and Verilog AMS and knowledgeable with functional
coverage methodologies.
- Ability to follow a disciplined verification methodology and work closely with a
multi-location, international design team.
- Excellent teamwork and communication skills are required.
PREFERRED EXPERIENCE:
- Preferred degree in Electrical or Electronic Engineering.
- BS required, MS or Ph.D. preferred
- The ideal candidate will have 5 years of experience as a member of a Design Verification
team responsible for implementation of a verification environment for mixed-signal
products.
- Knowledge of analog products and circuits.
- Experience with SystemVerilog, functional coverage, and assertions is highly desired
- Experience with successful tapeout of mixed-signal products from verification plan to
sign-off
- Experience with Fault Grading or Formal Verification a plus
- Strong communication skills (must be proficient in both spoken and written English)
- Able to travel internationally (to United States and throughout Asia)
- Understanding of silicon process technologies (CMOS and Bipolar) and device physics
would be a plus.
Proven analytical skills (application of math and physics to solve problems)
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 04:51 , Processed in 0.023016 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表