在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2659|回复: 8

[招聘] 07-14上海诺西硬件、FPGA开发等职位推荐

[复制链接]
发表于 2010-7-14 17:28:48 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
我是诺西员工,现在上海诺西硬件、FPGA开发等有如下职位空缺,我可代为推荐。
有意者请发简历到clean100@sohu.com ,也可询问相关问题。

NSN-SH-NGM-HW- Senior HWdesign engineer
Openings: 3
Key Responsibilities:
Participate inoutlining product architecture definition and derive the low level HWspecification.
Control the detailed board-level logic and schematic design including componentselection according to company policies.

Cooperate with category managers, suppliers andother relevant functions to solve technical issues for quality
Supervision of layout design according to design rules. Bring-up, debug, anddesign characterization/verification.

Prepare product documentations and support tomanufacturing transition.
Job Requirements:
3+ years experiencetaking board-level products successfully from design to production
Design background in PDH, SDH,WDM or packet based telecommunication equipment
Expertise in Digital logic design (e.g. high-speed bus and clock terminationand PLL clock drivers).
Experience with designing for manufacturability, testing and reliability.
Knowledge of production test concepts and the interface between development andproduction
Familiarity with standards for EMC/ESD, safety and thermal compliance.
Micro-processors (Freescale family) and network processors environmentsexperience is a plus.

Education/Skills:
Bachelor/Master ofScience (Electrical Engineering)
Fluent English in both speaking and writing

Fluent English in both speaking and writing


NSN-SH-NGM-FPGA Engineer
Openings: 3
Key Responsibilities:
Participate inoutlining product architecture definition and derive the low level FPGAspecification.
Control the logic design including component selection, pin definition,architecture, simulation, synthesis, place&route, debugging on board.

Cooperate with category managers, suppliers andother relevant functions to solve technical issues for quality.
Job Requirement:
3+ years experience inFPGA design.
Complete understanding of the FPGA design flow.
Design background in OTN,PDH, SDH,WDM or packet based telecommunicationequipment
Experience with simulation, verification on board.
Design experience of Data forwarding engine or Traffic Manager is a plus.
Knowledge of development of board level circuit and embedded SW.
Knowledge of Micro-processors and network processors environments

Education/Skills:
Bachelor/Master ofScience (Electrical Engineering)
Fluent English in both speaking and writing
发表于 2010-7-15 07:08:10 | 显示全部楼层
 楼主| 发表于 2010-7-15 10:27:37 | 显示全部楼层
发表于 2010-7-15 13:57:11 | 显示全部楼层
上上周去面试过,一多小时。分析一下自行车的运动受力
发表于 2010-7-15 13:59:45 | 显示全部楼层
瞬联的啊
 楼主| 发表于 2010-7-18 16:40:52 | 显示全部楼层
 楼主| 发表于 2010-7-19 14:08:20 | 显示全部楼层
 楼主| 发表于 2010-7-20 14:09:44 | 显示全部楼层
 楼主| 发表于 2010-7-23 13:32:46 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 04:48 , Processed in 0.022059 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表