|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 edatraining 于 2010-6-17 19:01 编辑
Requisition Description:
The Candidate will be responsible for physical hierarchy flow's development and comprehensive advanced feature testing of Synopsys IC Compiler. Good knowledge of high-level hierarchy design methodologies, Include hierarchy mcmm flow,Hierarchy UPF low power flow.And the candidate should be able to develop tools/scripts to constantly improve testing process efficiency and product quality.
BS with 5+ years of relevant experience , MS with 3+ years of relevant experience, or related Ph.D with 1+ years of experience.
Strong communication. Proficient Physical Hierarchy design methodology or a strong understanding of ASIC design flows . Knowledge of cimpetitive EDA tool products and product knowledge in the areas of place and route,Design Reuse and/or Physical Design is highly desired.
If you are interested in it, Please email you resumes to aspc1234@yahoo.com.cn
Synopsys是世界第一的EDA软件公司 主要面的客户是一流的ASIC design 公司(Intel,ST,LSI,Toshiba....) 特别是超大规模的数字前端/后端设计.
新一代的后端EDA 软件 IC complier 已经可以支持32nm 下的后端设计。同时最大的Tapeout 达到4000万个 Cell instance.(~1.6亿个gate), Physical Hierarchy design 占据着越来越重要的角色 |
|