Novas-201001 (Verdi, Debussy, Siloti) Download

kmac

2. In parallel the MicroTLB is accessed to perform the virtual to physical address translation.

3. The physical addresses read from the Tag RAMs and the TCM base address register, and   the Write Buffer address registers, in parallel with the NS Tag, are compared with the  physical address from the MicroTLB. The processor also compares the NS Tag, that the processor stores in the Tag RAMs along with the physical address, with the NS attribute from the MicroTLB. Both comparisons form hit signals for each of the cache ways.

kmac

4. The hit signals are used to select the data from the cache way that has a hit. Any bytes contained in both the data RAMs and the Write Buffer entries are taken from the Write Buffer. If two or three Write Buffer entries are to the same bytes, the most recently written bytes are taken.

kmac

The steps for writes are as follows:
1. The lower bits of the virtual address are used as the virtual index for the Tag blocks.

kmac

2. In parallel, the MicroTLB is accessed to perform the virtual to physical address translation.

kmac

3. The physical addresses read from the Tag RAMs and the TCM base address register are compared with the physical address from the MicroTLB. The processor also compares the NS Tag, that it stores in the Tag RAMs along with the physical address, with the NS attribute from the MicroTLB. Both comparisons form hit signals for each of the cache ways.

kmac

4. If a cache way, or the TCM, has recorded a hit, then the write data is written to an entry in the Cache Write Buffer, along with the cache way, or TCM, that it must take place to.

kmac

5. The contents of the Cache Write Buffer are held until a subsequent write or CP15 operation requires space in the Write Buffer. At this point the oldest entry in the Cache Write Buffer is written into the cache.

irf9530

期待lic

kougaku

thank you

kougaku

thank you