时钟恢复/产生电路，与频率合成器的区别？？

RF-Turbo · 发表于 2010-1-27 10:21:35

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

请教各位，时钟恢复/产生电路，与频率合成器，有什么区别呢？时钟是不是数字电路里面的概念，频率是模拟里面的概念，本质上是一回事吗？谢谢大家！

xftang · 发表于 2010-1-27 18:46:17

Frequency synthesizers for RF applications
-system design consideration; phase noise, spur, and settling time
-integer-N/fractional-N frequency synthesizers
-direct digital frequency synthesizer

Clock-and-data recovery for serial link and optical communications
-system design considerations; jitter transfer, jitter tolerance, and jitter generation
-circuit design aspects in multi-Gb/s SerDes systems
-DLL-based CDR for serial-link backplane applications
-D/PLL-based CDR for SONET applications

linuxwinner · 发表于 2010-1-30 23:41:41

agree!

amodaman · 发表于 2010-1-31 02:31:14

In serial data communication, Clock and Data Recovery PLL is used to extracted clock signal from the transmitted data signal and use the extracted clock signal to synchronise reading of incoming data. In terms of phase/frequency detector design, this is very different from clock synthesis PLL.