|  | 
 
| 
This data sheet describes Lexra’s LX4189 processor, a complete MIPS R3000-class processor subsystem
×
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册  developed for ease of integration. (See Figure 1 on page 12.) The major subsystems are: the CPU core, Local
 Memory Interfaces (LMI) and LBus Controller (LBC). The technology includes optional interfaces to
 customer-defined Coprocessors (CI[1-3]) and optional customer extensions to the MIPS ISA (Custom
 Engine). The local instruction memories and data memories may include fixed RAM and/or cache; the sizes
 are configurable.
 The LX4189 is an upgrade to the LX4180, adding a 6-stage pipeline, conditional move instructions, 8
 additional vectored interrupts, and greater clock speed.
 | 
 
    
        
             
            
                
                lx4189_1_9.pdf
                
             325.18 KB, 下载次数: 23
                , 下载积分:
                资产 -2 信元, 下载支出 2 信元 
                
             Lexra 4819 datasheet |