在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3624|回复: 7

补上 CMOS Electronics: How It Works, How It Fails 第9章与第10章

[复制链接]
发表于 2009-5-20 15:20:31 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
版上已有好几位大大发了这一本E-Book,但都有少第9章与第10章的情况。在此将此这两部份补上(及原书的Page243~329)
方便有需要的大大下载

Description
CMOS manufacturing environments are surrounded with symptoms that can indicate serious test, design, or reliability problems, which, in turn, can affect the financial as well as the engineering bottom line. This book educates readers, including non-engineers involved in CMOS manufacture, to identify and remedy these causes. This book instills the electronic knowledge that affects not just design but other important areas of manufacturing such as test, reliability, failure analysis, yield-quality issues, and problems.
Designed specifically for the many non-electronic engineers employed in the semiconductor industry who need to reliably manufacture chips at a high rate in large quantities, this is a practical guide to how CMOS electronics work, how failures occur, and how to diagnose and avoid them.

Key features:

Builds a grasp of the basic electronics of CMOS integrated circuits and then leads the reader further to understand the mechanisms of failure.
Unique descriptions of circuit failure mechanisms, some found previously only in research papers and others new to this publication.
Targeted to the CMOS industry (or students headed there) and not a generic introduction to the broader field of electronics.
Examples, exercises, and problems are provided to support the self-instruction of the reader.

Contents

Foreword.
Preface.

PART I: CMOS FUNDAMENTALS.

1 Electrical Circuit Analysis.

1.1 Introduction.

1.2 Voltage and Current Laws.

1.3 Capacitors.

1.4 Diodes.

1.5 Summary.

Bibliography.

Exercises.

2 Semiconductor Physics.

2.1 Semiconductor Fundamentals.

2.2 Intrinsic and Extrinsic Semiconductors.

2.3 Carrier Transport in Semiconductors.

2.4 The pn Junction.

2.5 Biasing the pn Junction: I–V Characteristics.

2.6 Parasitics in the Diode.

2.7 Summary.

Bibliography.

Exercises.

3 MOSFET Transistors.

3.1 Principles of Operation: Long-Channel Transistors.

3.2 Threshold Voltage in MOS Transistors.

3.3 Parasitic Capacitors in MOS Transistors.

3.4 Device Scaling: Short-Channel MOS Transistors.

3.5 Summary.

References.

Exercises.

4 CMOS Basic Gates.

4.1 Introduction.

4.2 The CMOS Inverter.

4.3 NAND Gates.

4.4 NOR Gates.

4.5 CMOS Transmission Gates.

4.6 Summary.

Bibliography.

Exercises.

5 CMOS Basic Circuits.

5.1 Combinational logic.

5.2 Sequential Logic.

5.3 Input–Output (I/O) Circuitry.

5.4 Summary.

References.

Exercises.

PART II FAILURE MODES, DEFECTS, AND TESTING OF CMOS Ics.

6 Failure Mechanisms in CMOS IC Materials.

6.1 Introduction.

6.2 Materials Science of IC Metals.

6.3 Metal Failure Modes.

6.4 Oxide Failure Modes.

6.5 Conclusion.

Acknowledgments.

Bibliography.

Exercises.

7 Bridging Defects.

7.1 Introduction.

7.2 Bridges in ICs: Critical Resistance and Modeling.

7.3 Gate Oxide Shorts (GOS).

7.4 Bridges in Combinational Circuits.

7.5 Bridges in Sequential Circuits.

7.6 Bridging Faults and Technology Scaling.

7.7 Conclusion.

References.

Exercises.

8 Open Defects.

8.1 Introduction.

8.2 Modeling Floating Nodes in ICs.

8.3 Open Defect Classes.

8.4 Summary.

References.

Exercises.

9 Parametric Failures.

9.1 Introduction.

9.2 Intrinsic Parametric Failures.

9.3 Intrinsic Parametric Failure Impact on IC Behavior.

9.4 Extrinsic Parametric Failure.

9.5 Conclusion.

References.

Exercises.

10 Defect-Based Testing.

10.1 Introduction.

10.2 Digital IC Testing: The Basics.

10.3 Design for Test.

10.4 Defect-Based Testing (DBT).

10.5 Testing Nanometer ICs.

10.6 Conclusions.

Bibliography.

References.

Exercises.

Appendix A: Solutions to Self-Exercises.

A.1 Chapter 1.

A.2 Chapter 3.

A.3 Chapter 4.

A.4 Chapter 5.

A.5 Chapter 6.

A.6 Chapter 7.

A.8 Chapter 8.

A.8 Chapter 10.

Index.

About the Authors.

Authors

JAUME SEGURA, PhD, is an Associate Professor of Electrical Engineering at the Balearic Islands University, Spain, where he has been a member of the faculty since 1993. He has been a visiting researcher at Philips Semiconductors and Intel Corporation, working on design and test issues. He is a member of the IEEE, the Chairman of the IEEE-CAS Spanish Chapter, and serves on the technical program committees of such conferences as ITC, DATE, and VTS.
CHARLES F. HAWKINS, PhD, is a Professor of Electrical Engineering at the University of New Mexico at Albuquerque, where he has been a member of the faculty since 1972. He is also a research contract engineer with the Sandia National Laboratories IC Group and has consulted with Intel Corporation, AMD Corporation, and Philips Research Labs on issues of quality, reliability, testability research, and testing. Professor Hawkins is a Member of IEEE and a member of the Electronic Device Failure Analysis Society (EDFAS) of ASM, as well as the editor of EDFAS Magazine. Professor Hawkins frequently teaches short courses and industrial seminars to leading chip manufacturers worldwide.

11.jpg

9 and 10.rar

1.36 MB, 下载次数: 78 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2009-5-31 16:45:22 | 显示全部楼层
太感谢了,找了好久了!!
发表于 2009-6-3 21:15:17 | 显示全部楼层
楼主有没有未加密的其它章节啊,那些人发的好像都是加密文档,没法合并没法打印
发表于 2009-6-7 17:41:07 | 显示全部楼层
有破解加密的软件!
发表于 2010-3-20 00:01:09 | 显示全部楼层
其他部分在哪里找呢?谢谢!
发表于 2010-4-5 18:56:44 | 显示全部楼层
Thanks a lot !!!
发表于 2013-1-17 11:11:34 | 显示全部楼层
Thank you so much!! Finally got these two chapters!!
发表于 2013-6-5 14:46:16 | 显示全部楼层
chapter 9 and chapter 10 only
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-5 20:12 , Processed in 0.559183 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表