Paul gray小组关于PLL的经典paper，thesis，ppt(合并版)

rocky2004

3篇paper
1.PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design
2.Design of High Frequency Dividers for Frequency Synthesis
3.Analysis of Timing Jitter in CMOS Ring Oscillators
3篇thesis
1.Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless 2.ApplicationsLow-Phase-Noise, Low-Timing-Jitter Design Techniques for Delay Cell Based VCOs and Frequency Synthesizers
3.Design Techniques for High Performance Intgrated Frequency Synthesizers for Multi-standard Wireless Communication Applications

5个PPT(介绍略)

rocky2004

自己先顶一下

chang750123

好東西阿
裡面那3偏thesis都是新的
尤其是第2篇終於找到了
感謝樓主提供

XTHA

顶顶顶顶淡淡的

marcel

好东西，非常感谢！

FrancisFan

Thanks for sharing

allandaiyayue

ccccccccccccccccccc

adelezy

thanks  for sharing

鋒鋒

最近要做研究
看看有沒有用

fy789

good thx !!!!!!!!!!