在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 20281|回复: 92

Digital VLSI Design with Verilog(book)

[复制链接]
发表于 2009-1-5 08:51:20 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Digital VLSI Design with Verilog(book)
  This unique textbook is structured as a step-by-step course of study along the lines of a VLSI IC design project.

In a nominal schedule of 12 weeks, two days and about 10 hours per week, the entire verilog language is presented, from the basicsto everything necessary for synthesis of an entire 70,000 transistor,full-duplex serializer - deserializer, including synthesizable PLLs.

Digital VLSI Design With Verilog is all an engineer needs for in-depthunderstanding of the verilog language: Syntax, synthesis semantics, simulation,and test. Complete solutions for the 27 labs are provided on theaccompanying CD-ROM. For a reader with access to appropriate electronicdesign tools, all solutions can be developed, simulated, andsynthesized as described in the book.

A partial list of design topics includes design partitioning, hierarchydecomposition, safe coding styles, back-annotation, wrapper modules,concurrency, race conditions, assertion-based verification, clocksynchronization, and design for test.

Coverage of specific devices includes basic discussion and exerciseson flip-flops, latches, combinational logic, muxes, counters,shift-registers, decoders, state machines, memories (including parityand ECC), FIFOs, and PLLs. Verilog specify blocks, with their path delays and timing checks, also are covered

Digital VLSI Design with Verilog.part1.rar

3.81 MB, 下载次数: 366 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2009-1-5 08:54:51 | 显示全部楼层

第二卷

第二卷,总共三卷

Digital VLSI Design with Verilog.part2.rar

3.81 MB, 下载次数: 345 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2009-1-5 08:57:42 | 显示全部楼层

第三卷

第三卷,总共三卷,有用的的可以下载看看

Digital VLSI Design with Verilog.part3.rar

2.09 MB, 下载次数: 357 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2009-1-5 10:14:47 | 显示全部楼层
xia zai le
xix xie
发表于 2009-1-5 17:17:11 | 显示全部楼层
可以多認識一些專業的名詞~~真好
发表于 2009-1-6 16:13:09 | 显示全部楼层
很好!
谢谢!
发表于 2009-1-8 19:33:07 | 显示全部楼层
qqqqqqqqqqqqqqqqqqqqqqqqqqqqq
发表于 2009-1-8 19:36:12 | 显示全部楼层
wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
发表于 2009-1-8 19:37:54 | 显示全部楼层
wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
发表于 2009-1-9 01:41:52 | 显示全部楼层

没有CDROM吗

楼主有这本书附带的CDROM吗?这本书我看了两章。该书附带的光盘上有配套实验所用综合的脚本,弥足珍贵啊。感觉要是没有CDrom的话,该书的价值至少减40%,楼主觉得呢?所以希望论坛的兄弟们多顶顶该帖子,看看哪位兄弟能上传该书的CDROM。这样的话,大家不仅学习了Verilog,而且也能学会综合,和电路的其他知识。书真实好书,就是缺CDROM。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 12:50 , Processed in 0.025983 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表