在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
收藏本版 (124) |订阅

后端资料区 今日: 0|主题: 5690|排名: 11 

[讨论] 有老师能聊聊后端PR里面如何加latch的方法和原则吗 jiajuntree 2018-8-15 01575 jiajuntree 2018-8-15 10:42
[讨论] synopsys ic compiler 安装问题之一 attach_img  ...2 zzjseu 2013-4-17 1110440 patrick0999 2018-7-5 12:56
[讨论] model in hspice boby5419696 2013-10-18 22487 quhuaibo 2018-5-17 20:33
[讨论] model in hspice boby5419696 2013-10-18 28139 quhuaibo 2018-5-16 18:43
[讨论] Clock reconvergence pradeepmadhava1 2017-11-21 42019 sayangcinta 2018-1-17 09:48
[讨论] Guide points in trial route pradeepmadhava1 2017-11-21 41713 pradeepmadhava1 2017-12-10 04:49
[讨论] Negative setup time pradeepmadhava1 2017-11-21 21345 KatyChiang 2017-12-3 06:33
[讨论] Tie hi or tie lo pradeepmadhava1 2017-11-21 21561 KatyChiang 2017-12-3 06:22
[讨论] Setup and hold violation pradeepmadhava1 2017-11-21 71941 KatyChiang 2017-12-3 06:14
[讨论] Multicut spacing pradeepmadhava1 2017-11-21 11557 KatyChiang 2017-12-3 06:01
[讨论] End cap cells pradeepmadhava1 2017-11-21 11575 pradeepmadhava1 2017-12-1 17:05
[讨论] Fringe capacitance pradeepmadhava1 2017-11-21 11568 pradeepmadhava1 2017-12-1 17:03
[讨论] Fractional cells pradeepmadhava1 2017-11-21 12001 pradeepmadhava1 2017-12-1 17:02
[讨论] Negative required time pradeepmadhava1 2017-11-21 11498 pradeepmadhava1 2017-12-1 16:48
[讨论] Negative output delay pradeepmadhava1 2017-11-21 21841 pradeepmadhava1 2017-11-21 17:05
[讨论] Derating for setup and hold time pradeepmadhava1 2017-11-21 01646 pradeepmadhava1 2017-11-21 03:26
[讨论] Decap cells pradeepmadhava1 2017-11-21 01693 pradeepmadhava1 2017-11-21 03:19
[讨论] Clock tree synthesis for multiclocks pradeepmadhava1 2017-11-21 01785 pradeepmadhava1 2017-11-21 03:16
[讨论] Bidirectional pins in cts pradeepmadhava1 2017-11-21 01518 pradeepmadhava1 2017-11-21 03:13
[讨论] Clock tree synthesis pradeepmadhava1 2017-11-21 01329 pradeepmadhava1 2017-11-21 03:12
[讨论] Hold time for half cycle paths pradeepmadhava1 2017-11-21 01535 pradeepmadhava1 2017-11-21 03:06
[讨论] generated spef fils xiaoyisimonguo 2017-10-10 01397 xiaoyisimonguo 2017-10-10 06:34
[讨论] 从事IC physical design需要哪些基础知识 jup010101 2017-6-28 01383 jup010101 2017-6-28 17:48
[讨论] Unable to find Galaxy ICC + Galaxy common features in license file jithinsmmb 2016-1-30 12094 mangotango 2017-5-31 06:24
[讨论] FLIP FLOP DESIGN pradeepmadhava1 2017-2-22 21026 ayamitek 2017-3-9 10:19
投票 [讨论] IC layout 工具投票  ...2 netshell 2015-4-15 146016 林瑞 2017-3-8 10:12
[讨论] Cadence encounter 13.1 needed? rijils 2016-5-10 52473 晚风袭人 2017-3-6 14:08
[讨论] ICC安装后不能正常打开界面,或者启动不了 zzjseu 2013-4-17 22753 huangjisha 2017-2-23 22:14
[讨论] physical design automation pradeepmadhava1 2017-2-22 01298 pradeepmadhava1 2017-2-22 02:01
[讨论] 一个数字设计师是怎样修炼成仙的 woshigenanhai3 2016-12-1 11695 hjacky2010 2016-12-2 18:33
[讨论] 目前安装的IC610和mmsim61,仿真器需要升级到mmsim141 liangjun_email 2016-10-11 32161 liangjun_email 2016-10-11 13:08
悬赏 [讨论] Help me to find workshop lab guide for IC compiler 2 HDP ? - [悬赏 10 信元资产] rijils 2016-5-6 22282 rijils 2016-5-12 11:03
[讨论] Can anyone share ICC HDP lab guide and student guide? rijils 2016-5-5 52676 rijils 2016-5-8 21:48
[讨论] 后端面试发现你能回答这个问题,工作就有了,答不上来,工作就没了 xingyun666666 2016-4-7 32806 大龄文艺男青年 2016-4-21 14:26
[讨论] encounter中如何生成power IO/PAD 和PG net steve2011 2012-7-20 12685 guhao1988 2016-3-29 21:56
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-10 04:54 , Processed in 0.019191 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块