在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1017|回复: 0

[招聘] Senior IC Design Engineer

[复制链接]
发表于 2023-4-13 14:22:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
NO.400-【猎头职位:上海需要一位  Senior IC Design Engineer】联系人:Sophie-Song,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1、WriteMicro-Architecture and Integration Design Spec.
2、Write RTL coding forcore and bus standard trace logic, monitor signal map, debug control, etc.
3、Do IP level Linting/ CDC check / synthesis / timing analysis / formality check.
4、Assist onVerification Engineer to complete module to top level verification anddebugging.
5、Debug RTL and GateLevel waveform at top level to provide ECO solution in case of bug fixes.
6、 Take silicondebugging of the related module functionalities.
岗位要求:
1、MSEE with 5+ yearexperience of sdigital design.
2、Strong skills ofVerilog RTL coding, simulation debug and ECO changes with netlist database.
3、Hands on experience in EDA tools such as VCS, Spyglass, DC, PT,Equivalence check, etc.
4、Basic skills of script and be familiar with Shell, Perl, Python,etc.
5、Self-motivated, goodteam work spirit and communication skills.
6、Following working experiences will be one advantage:
(1) Experience in CPU/DSP/GPU design.
(2) Experience in AXI/AHB/APB protocols and ARM-based fabric design.
(3) Experience in core or bus trace and debug, signal monitoring,PCIe, JTAG related.
福利:五险一金   补充医疗保险  员工旅游  绩效奖金  年终奖金  弹性工作
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-25 10:59 , Processed in 0.012048 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表