The Wishbone Bus is an open source hardware computer bus which is used by many designs in the OpenCores project.
The Wishbone Verification IP is a solution for verification of Wishbone master and slave devices. The provided Wishbone verification package includes master and slave verification IPs and examples. It will help engineers to quickly create verification environment and test their Wishbone master and slave devices