在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2012|回复: 0

[招聘] 【英伟达NVIDIA】招聘ASIC Design/Verification Engineer

[复制链接]
发表于 2017-12-18 17:41:55 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

意向沟通/ 申请岗位 请发送中英文简历到heatherl@nvidia.com,收到简历我们将即刻与您联系。感谢!


[size=13.3333px]ASIC Design/Verification Engineer

[size=13.3333px]

What you'll bedoing

1.
Micro-architecturedefinition for System-level modules (Reset, Fuse, Strap, In-siliconmeasurement, Floorsweep, etc…)

2.
RTL design,synthesis, timing and silicon bring-up

3.
Unit-level andSystem-level verification

4.
Chip levelintegration

What we need tosee

1.
BS / MS inelectrical / computer engineering and related.

2.
Familiar withverification methodology, tools and flow

3.
Understandfrontend ASIC design flow including RTL design, synthesis and timing analysis

4.
Excellentanalytical and problem-solving skills

5.
Broad knowledgewith Video techniques, SOC architecture and Computer architecture is a big plus

6.
Strongprogramming skills in C/C++ and Perl is appreciated as a plus

7.
Fluent English(both written and spoken) and excellent communication skills

8.
Good team workspirit, easy to cooperate with team members



ASIC Design/Verification Engineer (clocks)

NVIDIA Clock team is now lookingfor ASIC engineers with strong logic design or verification background. In thisposition, you will take part in all stages to design modern complex GPU chipswith state-of-art features and flows. To implement various functions, you willwork directly with different global teams, as ARCH/SW, ASIC Design, CAD,Package, DFT and Physical Design teams. Additionally, you will be involved indefining and creating methodologies that create more efficient and flexibleSOCs in future.

What you'll bedoing

1.
Module-level orChip-level logic design, synthesis, timing constraints, and silicon bring-up.

2.
Module-level orChip-level verification, both for function and test mode

3.
Methodology orFlow development for above tasks.


What we need tosee

1.
BS / MS inelectrical / computer engineering and related.

2.
Understand ASICdesign/verification/implementation flow

3.
Familiar withdesign/verification languages as C/C++, Verilog or VHDL

4.
Know industrialstandard scripting language as Perl, or Python, TCL, Ruby

5.
Excellentanalytical and problem-solving skills

6.
Fluent Englishand excellent communication skills

7.
Good team workspirit, easy to cooperate with team members


8.
Understand JTAG,DFT, or OCC is a plus

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-22 03:45 , Processed in 0.018394 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表