马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
半导体集成电路版图设计工程师
Description
As an IC Layout Design Engineer at Micron's Shanghai Design Center, you will work in a highly innovative and motivated design team using state of the art memory technologies to advance DRAM Memory design.
As part of a multi-disciplinary team, you will contribute to physical layout floor plan of various memory chip circuit blocks, and perform block level layout, LVS/DRC verification and using other CAD tools to check layout.
Of course you will also work closely with Micron's various design teams in US and other countries and leverage vast resources available throughout Micron’s global sites. Additionally, you will perform verification (LVS/DRC etc) of layout to the full-chip level, and assist in project tape out.
Requirement
-College degree (or above) in Electrical Engineering or other related engineering field. -more than 1 years of IC custom layout working experience (more experienced engineers highly welcome). -Proficiency with Cadence OA and Calibre verification tools desirable. -Understanding of basic CMOS circuits is a plus. -Understanding of DRAM/Flash architecture or previous memory layout experience is a plus. -English language skill in writing and speaking is a plus. -No fresh graduates will be considered.
Education
College degree (or above) in Electrical Engineering or other related engineering field.
邮箱：jefferychu@micron.com | 
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2017-7-7 13:05:13
楼主
