在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3134|回复: 0

DV Engineer

[复制链接]
发表于 2006-12-29 12:45:02 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Contact: jingli888ca@163.com for further information
====================================

Key Responsibility:
With increase in asic design complexity, verification becomes a important aspect of the design flow. The candidate will be working in the areas of multimedia ASIC design and verification. This position requires the candidate to work closely with the ASIC designers on understanding the functional block being designed; compose test plan and validation vectors to ensure functional completeness according to the design specification; perform formal verification on the design; write test vectors for simulation and emulation; and develop test programs.

Skilled and Experience Requirement:
1. M.S/B.S. in electrical engineering or computer engineering or Bachelor in electrical engineering with minimum 3 years of working experience. (Required)
2. 2-5 years of digital circuit design and verification experience. (Optional)
3. Design knowledge of high-speed datapath and state machines (both logic design and circuit design). (Required)
4. Experience with circuit design verification methodologies (Optional)
5. Familiar with verilog, C and C++ (Required)
6. Scripting/programming experience (Required)
7. Strong plus: (Optional)
• MPEG2, MPEG4, H.263, H.264 or VC-1 codec developing experience;
• Knowledge of system security and encrypt/decrypt
• Other useful experience: HDTV, ATSC, DVB, DVD, DV, knowledge of Analog TV encoding/decoding
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-17 04:26 , Processed in 0.015723 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表