Verilog参考手册

usergb315

Verilog 参考手册（英文共234页）
Part 1: Basic Verilog Topics
CH1 Overview of Digital Design with Verilog®HDL
CH2 Hierarchical Modeling Concepts
CH3 Basic Concepts
CH4 Modules and Ports
CH5 Gate-Level Modeling
CH6 Dataflow Modeling
CH7 Behavioral Modeling
CH8 Tasks and Functions
CH9 Useful Modeling Techniques

Part 2: Advanced VerilogTopics
CH10 Timing and Delays
CH11 Switch-Level Modeling
CH12 User-Defined Primitives
CH13 Programming Language Interface
CH14 Logic Synthesis with Verilog HDL
CH15 Advanced Verification Techniques

stfhjtdykjmtu

Verilog kankankan