在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4581|回复: 0

In-Design Physical Verification for Faster Time-to-Tapeout

[复制链接]
发表于 2010-1-28 19:59:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
On-Demand Webinar


                               
登录/注册后可看大图




In-Design Physical Verification for Faster Time-to-Tapeout

Overview:
Please join our free 45-minute webinar (including a Q&A) to learn how IC Validator, a new In-Design physical verification solution, can help speed up your tapeout schedule.

Modifying your layout after implementation can affect other designtargets such as timing, power and signal integrity. In-Design physicalverification provides a push-button flow for signoff quality metal filland Design Rule Checking (DRC) inside IC Compiler where timing canstill be considered. Our physical design and verification technologistswill show you how new IC Validator In-Design physical verificationcombines timing awareness and signoff accuracy to speed up your tapeoutschedule.









link

http://www.techonline.com/learning/webinar/217400722?queryText=synopsys







您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-11 10:03 , Processed in 0.015164 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表