|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
该公司是全球十大无工厂IC设计公司之一,在宽带通讯、企业网和数字家庭领域的芯片技术处于世界领导地位,在纳斯达克上市,在亚洲有自己的研发机构,在中国有几家分公司。目前由于业务扩展,招聘以下人员,有意愿的请联系:MSN:cdcxll@hotmail.com或将资料发到cdcxll@126.com。
ASIC Design Manager
Job Description:
Play the role of providing technical leadership to the team as well as being an individual contributor for some identified key tasks including ARM-base SoC architecture, system integration, SoC implementation process from RTL to GDSII; Responsible for the overall growth, nurturing and mentoring of the team. Have to frequently interact with our US teams.
Job Requirements:
MSEE, Ph.D. preferred with 5+ years ASIC design, 3+ years technical lead, and 1+ years team management experience;
Must have experience in all facets of ASIC design flow such as ARM-based SoC architecture, RTL coding, verification, DFT, timing analysis, synthesis besides having a thorough understanding of issues encountered in the implementation of deep sub micron designs; Must possess good written and verbal English communication skills. Involvement in a few large tape-outs as technical lead/individual contributor on MPEG Codec and Digital Image Processing is a definite plus.
Senior ASIC Design Engineer or Project Lead
Job Description:
As a member of ASIC design team, participates in all aspects of SOC chip design in ARM-based project. Contributes to chip design, verification, synthesis, timing analysis, power analysis and DFT. Responsible for SoC system-level design, integration, and verification with ARM, DMA, DDR and interrupt control.
Job Requirements:
BSEE, MSEE with 3+ years ASIC design experience preferred. Must be experienced with Verilog and/or SystemVerilog and verification tools such as NCSIM and/or VCS; Requires knowledge of various external interfaces and experience with verification on a large SoC project. Experience of ARM based products very helpful. Knowledge of MPEG Codec & Digital Image Processing a plus.
IP Design and Verification Engineer (CDDC)
Job Description:
Responsible for algorithm development and digital ASIC implementation of high speed decimation and interpolation filters in sigma-delta ADC/DAC.
Works with other teams to determine architecture, logic design, functional verification, synthesis and timing closure. Contributes to IP integration at SoC level with functionality/performance verification and ATE support. Must have excellent ASIC and DSP skills, as well as outstanding communication and teamwork abilities.
Qualifications:
MSEE, Ph.D preferred. Direct experience with digital design, RTL coding and verification in Verilog, DSP, digital filter design, multi-rate system are all required.
Preferred (any of the following): Experience in design/verification of Sigma-Delta ADC/DAC & PLL algorithms and architectures, including digital filter design in Matlab/Simulink; Verilog-AMS modeling of behavioral analog IP.
Digital ASIC Verification Engineer(CDDC)
Job Description:
Develop and maintain testbench at unit and/or SoC level to verify various external interfaces; Help develop and execute various stress tests in the chip; Create verification plans and scripts to ensure feature coverage and code coverage by using Verilog and SystemVerilog Assertion;
Job Requirements:
BSEE, MSEE with 1+ years experience preferred;
Must be capable of independently developing test plans, test benches and regressions;
Experience in NCSIM or VCS is required;
Experience in gate level simulations, requires fluency in Verilog and/or SystemVerilog;
Background in SystemVerilog Assertion, ARM SoC system-level verification, MPEG Codec, digital image processing is highly desired.
Digital ASIC Design Engineer(CDDC)
Job Description:
Design and implement digital modules/IPs in Verilog; Participate ARM-based SoC system-level design and verification; Write testbench at unit and SoC level to ensure functionality and performance verification.
Job Requirements:
BSEE, MSEE with 1+ years experience preferred.
Require experience on Verilog design and verification at unit-level or SoC system level.
Knowledge of ARM based products a plus.
Familiarity with MPEG Codec & Digital Image Processing desirable.
Excellent interpersonal and communication skills in English. |
|