在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 11644|回复: 25

[求助] Power Integrity for I/O Interfaces:With SI/PI Co-Design

[复制链接]
发表于 2010-3-24 10:31:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
本帖最后由 drjiachen 于 2010-8-31 13:34 编辑

Power Integrity for I/O Interfaces: With Signal Integrity/ Power Integrity Co-Design (Prentice Hall Modern Semiconductor Design Series' Sub Series: PH Signal Integrity Library) (Hardcover)Vishram S. Pandit (Author), Woong Hwan Ryu (Author), Myoung Joon Choi (Author)


Hardcover: 400 pages Publisher: Prentice Hall; 1 edition (August 16, 2010) Language: English ISBN-10: 0137011199 ISBN-13: 978-0137011193
Vishram S. Pandit, Senior Analog Engineer at Intel, specializes in high-speed system power delivery and on-chip power delivery. He holds an M.S.E.E. from University of Utah and an Advanced Certificate for Post Master's studies in Computer Science from Johns Hopkins. Dr. Myoung Joon Choi, Intel Staff Analog Engineer, focuses on signal and power integrity. He holds a Ph.D. from University of Illinois at Urbana-Champaign. Woong Hwan Ryu, Signal Integrity Manager at Intel, has led pre-silicon Signal Integrity and Power Integrity analysis for high speed interfaces. He holds a Ph.D. in Electrical Engineering from Korea Advanced Institute of Science and Technology.

Table of Contents  1. Input Output Interface
2. Electromagnetic Effects
3. Power/ Ground and Signal Distribution Network
4. Frequency Domain Analysis
5. Time Domain Analysis
6: Signal Integrity/ Power Integrity Interaction
7: Signal Integrity/ Power Integrity Co-Analysis
8: Measurements
1.jpg
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-19 05:31 , Processed in 0.017086 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表