在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
[资料] 基于FPGA的小波去噪的硬件实现 attachment intotherain 2018-10-5 82273 张学胜 2018-10-17 08:28
Digital VLSI Design with Verilog(经典数字设计书) attachment  ...23456..7 henryliu 2008-10-14 6716953 nick_liu1129 2018-10-16 23:24
CIC Introduction to Dracula Verification Training Manual attachment  ...23 jmwen 2008-9-15 217602 tpungi 2018-10-15 15:03
流水线技术FPGA bonehead 2006-10-28 42909 totuwei 2018-10-15 14:43
[资料] fpgas_for_dummies attachment  ...2 cwy691024 2016-10-18 123338 dfjh1234 2018-10-14 22:15
[资料] 计算机【知识技巧】电子书大全 attachment  ...2 juebanrensheng 2015-5-19 124737 张学胜 2018-10-14 19:03
[求助] 求助,error: failed to read+write: sfk - skipping???? mndbqwan 2012-12-21 411670 anoopthykkandy 2018-10-14 02:12
好书-the art of multiprocessor programming attachment pie.magic 2009-7-9 92377 jimcmwang 2018-10-13 02:03
[资料] mp3 硬件定点解码分析文档 attachment  ...2 mezhihuan 2010-12-7 185097 cikulangsat 2018-10-13 00:41
[资料] vivado 工程建立 attachment z894811350 2015-11-11 82623 thinkit123 2018-10-12 23:11
[求助] 求最新 synopsys galaxy_docs QJ2012 2016-3-11 22889 Marvin.Liang 2018-10-12 20:49
模拟设计基本功 attachment  ...2 qfqtt 2009-2-13 125093 jiaopingmrs 2018-10-12 18:08
[资料] SATA3.0 HOST IP datasheet attachment wanghl_beijing 2018-9-30 42589 cikulangsat 2018-10-12 17:13
夏雨闻经典教材 attachment wyc1104happy 2009-12-2 32078 lee521346 2018-10-12 11:02
悬赏 [求助] 求win7 32位全套虚拟机系统(破解版) - [悬赏 1000 信元资产] @wwhe 2018-10-12 02503 @wwhe 2018-10-12 09:52
[资料] Synthesis Methodology attachment  ...2 iNostory 2018-1-31 153350 daissy 2018-10-11 10:48
Advanced ASIC Chip Synthesis 2nd cfriend 2007-12-1 83087 daissy 2018-10-11 10:47
可编程定时器/计数器8254的verilog实现。自己做的,大家见笑。 attachment  ...23456..10 hangaofei726 2008-12-18 9929535 ygv627 2018-10-10 15:46
[原创] 分享一个FPGA实现的联通区识别算法源码 attach_img ccpp123 2015-10-14 12084 想要找到你 2018-10-10 14:42
乘法器的课件 attachment  ...23 luyuwang 2009-3-29 266272 yesterdaymore 2018-10-10 11:25
[资料] I2S标准设计文档 attachment  ...234 haikuo 2011-4-14 328299 woshioc 2018-10-10 10:27
静态时序分析入门 attachment  ...23456..8 risccpu 2006-7-18 7414209 alexhuang023 2018-10-10 10:00
异步时钟亚稳态及FIFO 标志位的产生(附件有图片) attachment  ...23456..7 wice3 2007-1-21 6642997 yangzai1236 2018-10-9 09:41
[资料] FPGA学习小结(FIFO) attachment zhangwei0814 2014-8-26 41774 luyuan_0922 2018-10-9 00:17
个人收集的异步fifo资料 attachment  ...23456..7 bbpfancy 2009-12-9 6111982 luyuan_0922 2018-10-9 00:13
[资料] 异步FIFO的两篇英文文献,值得看一下,包括跨时钟域的设计 attachment  ...23 zhusichao_88 2011-4-12 228164 luyuan_0922 2018-10-9 00:11
Oscillator Jitter FAQ attachment  ...23 vividyuan 2008-2-1 205568 chinest2010 2018-10-8 20:00
[资料] 【2017书】Handbook of Digital Image Synthesis:Scientific Foundations of Render attach_img  ...2 hsh22 2018-9-8 102698 atremp 2018-10-8 13:19
[原创] Structured Logic Design with VHDL: James R. Armstrong, F. Gail Gray Dr.Cnet 2018-10-5 21518 glace12123 2018-10-8 09:51
[资料] HDL Chip Design.pdf attachment hainan_256 2012-1-4 33010 topeetobe 2018-10-8 00:10
[资料] cadence ldv5.1 (for linux) attachment 5sgm 2014-12-5 22137 kongkong1203 2018-10-7 12:08
[资料] Cadence[1].NC-Verilog_Simulator_Tutorial_For_LDV5.1w-2003.09 attachment  ...2 lcc910 2010-6-25 113834 kongkong1203 2018-10-7 11:17
[资料] quartus.ii.6.0-9.1 和 11.0破解器 attachment  ...234 dofen 2011-7-9 3011885 chungchan 2018-10-6 17:01
[资料] [ASIC Design Flow in Nokia] attachment  ...23 free2bird 2010-9-7 225286 hongminyu 2018-10-3 12:53
[资料] Xilinx FPGA开发工具ISE初始化RAM时Coe格式转换软件 attachment  ...2345 sdwh606 2011-4-15 4721379 tezhi 2018-10-3 08:22
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 10:51 , Processed in 0.030446 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块